

### IM4G(04/08)D3FDB 4Gbit DDR3 SDRAM 8 BANKS X 128Mbit X 4 8 BANKS X 64Mbit X 8

Ordering Speed Code	-107	-093
	DDR3-1866	DDR3-2133
Clock Cycle Time (t <sub>CK5</sub> , CWL=5)	3.0ns	3.0ns
Clock Cycle Time (t <sub>CK6</sub> , CWL=5)	2.5 ns	2.5 ns
Clock Cycle Time (t <sub>CK7</sub> , CWL=6)	1.875 ns	1.875 ns
Clock Cycle Time (t <sub>CK8</sub> , CWL=6)	1.875 ns	1.875 ns
Clock Cycle Time (t <sub>CK9</sub> , CWL=7)	1.5 ns	1.5 ns
Clock Cycle Time (t <sub>CK10</sub> , CWL=7)	1.5 ns	1.5 ns
Clock Cycle Time (t <sub>CK11</sub> , CWL=8)	1.25 ns	1.25 ns
Clock Cycle Time (t <sub>CK13</sub> , CWL=9)	1.07 ns	1.07 ns
Clock Cycle Time (t <sub>CK14</sub> , CWL=10)	-	0.938 ns
System Frequency (f <sub>ck max</sub> )	933 MHz	1066 MHz

_				
S'n	$\Delta c$	 റാ	tin	ns
JU	ᄄ	 La	u	III O

- · Density: 4Gbits
- Organization:
  - 128M words x 4 bits x 8 banks (IM4G04D3FDB)
  - 64M words x 8 bits x 8 banks (IM4G08D3FDB)
- Package:
  - 78-ball FBGA for x4/x8
  - Lead-free (RoHS complaint) and Halogen-free
- Power supply: V<sub>DD</sub>, V<sub>DDQ</sub> = 1.35V (1.283V to 1.45V)
  - Backward compatible to  $V_{DD}$ ,  $V_{DDQ}$  = 1.5V  $\pm$  0.075V
- Data rate: 1866Mbps/2133Mbps
- 1KB page size for x4/x8
  - Row address: A0 to A15
  - Column address: A0 to A9, A11 (IM4G04D3FDB)
  - Column address: A0 to A9 (IM4G08D3FDB)
- Eight internal banks for concurrent operation
- Burst lengths (BL): 8 and 4 with Burst Chop (BC)
- Burst type (BT)
  - Sequential (8, 4 with BC)
  - Interleave (8, 4 with BC)
- CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 12, 13, 14
- CAS Write Latency (CWL): 5, 6, 7, 8, 9, 10
- · Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ = 240 Ω)
- Refresh: auto-refresh, self-refresh
- · Refresh cycles:
  - Average refresh period 7.8 µs at 0°C ≤ Tcase ≤ +85°C
  - 3.9 µs at +85°C < Tcase ≤ +105°C
- Operating case temperature range
  - Commercial: 0 °C ≤ Tcase ≤ +95°C
     Industrial: -40 °C ≤ Tcase ≤ +95°C

Option	Marking
<ul> <li>Configuration</li> </ul>	J
- 1Gx4 (8 Banks x 128Mbit x 4)	4G04
- 512Mx8 (8 Banks x 64Mbit x 8)	4G08
Package	
- 78-ball FBGA (7.5mm x 10.6mm) for x4/x8	В
<ul> <li>Leaded/Lead-free</li> </ul>	
- Leaded	<blank></blank>
- Lead-free/RoHS	G
<ul> <li>Speed/Cycle Time</li> </ul>	
- 1.07 ns @ CL13 (DDR3-1866)	-107
- 0.938 ns @ CL14 (DDR3-2133)	-093
Temperature	
<ul> <li>Commercial 0°C to +95°C Tcase</li> </ul>	<blank></blank>
<ul> <li>Industrial -40°C to +95°C Tcase</li> </ul>	1
<ul> <li>Automotive Grade</li> </ul>	
- Non-Automotive	<blank></blank>
<ul> <li>Automotive AEC-Q100</li> </ul>	Α

Example Part Number: IM4G08D3FDBG-107IA

Datasheet Version 3.0 1 IM4G(04/08)D3FDB




#### **Features**

- Double-data-rate architecture; two data transfers per clock cycle
- The high-speed data transfer is realized by the 8 bits prefetch pipe-lined architecture
- Bi-directional differential data strobe (DQS and DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center-aligned with data for WRITEs
- Differential clock inputs (CK and CK)
- DLL aligns DQ and DQS transitions with CK transitions
- · Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
  - Synchronous ODT
  - Dynamic ODT
  - Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT
- Programmable Partial Array Self-Refresh (PASR)
- RESET pin for Power-up sequence and reset function
- SRT range: Normal/extended
- Programmable Output driver impedance control



### **Part Number Information**



### 4Gb DDR3 SDRAM Addressing

Configuration	1Gb x 4	512Mb x 8
# of Bank	8	8
Bank address	BA0 ~ BA2	BA0 ~ BA2
Auto precharge	A10/AP	A10/AP
Row Address	A0 ~ A15	A0 ~ A15
Column Address	A0 ~ A9, A11	A0 ~ A9
BC switch on the fly	A12/BC	A12/BC
Page size	1 KB	1 KB

9



## Pin Configurations

## 78-ball FBGA (x4 configuration)

	1	2	3	4	5	6	
		1	ı				_
Α	$V_{SS}$	$V_{DD}$	NC				
В	$V_{SS}$	$V_{SSQ}$	DQ0				
С	$V_{DDQ}$	DQ2	DQS				
D	$V_{\text{SSQ}}$	NC	DQS				
Е	$V_{REFDQ}$	$V_{DDQ}$	NC				
F	NC	V <sub>SS</sub>	RAS				
G	ODT	$V_{DD}$	CAS				
Н	NC	CS	WE				
J	$V_{SS}$	BA0	BA2				
K	$V_{DD}$	А3	A0				
L	$V_{SS}$	<b>A</b> 5	A2				
М	$V_{DD}$	A7	A9				
N	$V_{\text{SS}}$	RESET	A13				

Ball Location (x4)

- Populated ball
- ◆ Ball not populated

Top view (See the balls through the package)

- U	U		
NC	V <sub>SS</sub>	$V_{DD}$	Α
DM	$V_{SSQ}$	$V_{DDQ}$	В
DQ1	DQ3	$V_{SSQ}$	С
$V_{DD}$	V <sub>SS</sub>	$V_{SSQ}$	D
NC	NC	$V_{DDQ}$	Е
CK	$V_{SS}$	NC	F
CK	$V_{DD}$	CKE	G
A10/AP	ZQ	NC	Η
A15	$V_{REFCA}$	V <sub>SS</sub>	7
A12/BC	BA1	$V_{DD}$	K
A1	A4	V <sub>SS</sub>	L
A11	A6	$V_{DD}$	М
A14	A8	V <sub>SS</sub>	Ν

8

7

А

В С

D F G H J K L M N

9



## Pin Configurations

## 78-ball FBGA (x8 configuration)

	1 2		3	4	5	
					1	
Α		$V_{SS}$	$V_{DD}$	NC		
В		$V_{\text{SS}}$	$V_{SSQ}$	DQ0		
С		$V_{DDQ}$	DQ2	DQS		
D		$V_{\text{SSQ}}$	DQ6	DQS		
Е		$V_{REFDQ}$	$V_{DDQ}$	DQ4		
F		NC	V <sub>SS</sub>	RAS		
G		ODT	$V_{DD}$	CAS		
Н		NC	CS	WE		
J		$V_{\text{SS}}$	BA0	BA2		
K		$V_{\text{DD}}$	А3	A0		
L		$V_{SS}$	<b>A</b> 5	A2		
М		$V_{\text{DD}}$	A7	A9		
N		$V_{\text{SS}}$	RESET	A13		

Ball Location (x	(8)
<ul><li>Populated I</li></ul>	ball

♣ Ball not populated

Top view (See the balls through the package)

NU/TDQS	$V_{\text{SS}}$	$V_{DD}$
DM/TDQS	$V_{\text{SSQ}}$	$V_{DDQ}$
DQ1	DQ3	$V_{SSQ}$
$V_{\text{DD}}$	$V_{SS}$	$V_{SSQ}$
DQ7	DQ5	$V_{DDQ}$
CK	$V_{\text{SS}}$	NC
CK	$V_{\text{DD}}$	CKE
A10/AP	ZQ	NC
A15	$V_{REFCA}$	$V_{SS}$
A12/BC	BA1	$V_{DD}$
A1	A4	$V_{SS}$
A11	A6	$V_{DD}$
A14	A8	$V_{SS}$

8

6

А

B C

D F G H J K L M N

1	2	3	4	)	б	1	8	9
	•	•	+	+	+	•	•	•
	lacktriangle	lacktriangle	+	+	+			•
	lacktriangle	lacktriangle	+	+	+			•
	lacktriangle	lacktriangle	+	+	+			
	lacktriangle	lacktriangle	+	+	+		lacktriangle	•
	lacktriangle	lacktriangle	+	+	+		lacktriangle	•
			+	+	+			
			+	+	+			
			+	+	+			
			+	+	+			
			+	+	+			
			+	+	+			•
			+	+	+			•



## Signal Pin Description


Pin	Туре	Function
CK, CK	Input	Clock: CK and $\overline{CK}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{CK}$ . Output (read) data is referenced to the crossings of CK and $\overline{CK}$
CKE	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self refresh exit. After $V_{\text{REFCA}}$ has become stable during the power on and initialization sequence, it must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$ , ODT and CKE are disabled during power- down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS	Input	Chip Select: All commands are masked when $\overline{CS}$ is registered HIGH. $\overline{CS}$ provides for external Rank selection on systems with multiple Ranks. $\overline{CS}$ is considered part of the command code.
ODT	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS, NU/TDQS (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x4/x8 configurations. The ODT pin will be ignored if the Mode Register (MR1) is programmed to disable RTT.
RAS, CAS, WE	Input	Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. For x8 device, the function of DM or TDQS/TDQS is enabled by Mode Register A11 setting in MR1.
BA0 - BA2	Input	<b>Bank Address Inputs:</b> BA0 - BA2 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A15	Input	Address Inputs: Provided the row address for Active commands and the column address for Read / Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12/BC have additional functions, see below)  The address inputs also provide the op-code during Mode Register Set commands.
A10 / AP	Input	Autoprecharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be per-formed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: No Autoprecharge) A10 is sampled during a Precharge command to determine whether the Pre- charge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC	Input	<b>Burst Chop:</b> A12 is sampled during Read and Write commands to determine if burst chop(on-the-fly) will be per-formed. (HIGH: no burst chop, LOW: burst chopped). See command truth table for details.
RESET	Input	Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.
DQ	Input/ Output	Data Input/ Output: Bi-directional data bus
DQS, DQS	Input/ Output	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS is paired with differential signals $\overline{DQS}$ , respectively, to provide differential pair signaling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.



Pin	Туре	Function
TDQS, TDQS	Output	<b>Termination Data Strobe :</b> TDQS/TDQS is applicable for x8 DRAMs only. When enabled via Mode Register A11=1 in MR1, DRAM will enable the same termination resistance function on TDQS/TDQS that is applied to DQS/DQS. When disabled via mode register A11=0 in MR1, DM/TDQS will provide the data mask function and TDQS is not used.
NC		No Connect: No internal electrical connection is present.
V <sub>DDQ</sub>	Supply	DQ power supply: 1.35V, 1.283 - 1.45V operational; compatible to 1.5+/- 0.075V operation
V <sub>SSQ</sub>	Supply	DQ Ground
$V_{DD}$	Supply	Power Supply: 1.35V, 1.283 - 1.45V operational; compatible to 1.5+/- 0.075V operation.
V <sub>SS</sub>	Supply	Ground
$V_{REFDQ}$	Supply	Reference Voltage for DQ
$V_{REFCA}$	Supply	Reference Voltage for CA
ZQ	Supply	Reference Pin for ZQ calibration
NOTE : Input only	pins ( BA0-B	A2, A0-A15, RAS, CAS, WE, CS, CKE, ODT and RESET ) do not supply termination.



### Simplified State Diagram



ACT = ACTIVATE

MPR = Multipurpose register

MRS = Mode register set

PDE = Power-down entry

PDX = Power-down exit

PRE = PRECHARGE

PREA = PRECHARGE ALL

READ = RD, RDS4, RDS8

READ AP = RDAP, RDAPS4, RDAPS8

REF = REFRESH

RESET = START RESET PROCEDURE

SRE = Self refresh entry

SRX = Self refresh exit

WRITE = WR, WRS4, WRS8

WRITE AP = WRAP, WRAPS4, WRAPS8

ZQCL = ZQ LONG CALIBRATION

ZQCS = ZQ SHORT CALIBRATION







#### **Basic Functionality**

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of four or eight in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BA0-BA2 select the bank; A0-A15 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10/AP), and the select BC4 or BL8 mode "on the fly" (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions and device operation.

### Power-up and Initialization Sequence


The following sequence is required for POWER UP and Initialization.

- 1. Apply power and attempt to maintain RESET below 0.2 x  $V_{DD}$  (all other inputs may be undefined). RESET needs to be maintained for minimum 200 $\mu$ s with stable power. CKE is pulled "Low" anytime before RESET being de-asserted (min time 10ns). The power voltage ramp time between 300mV to  $V_{DD}$  min must be no longer than 200ms; and during the ramp,  $V_{DD} > V_{DDQ}$  and  $V_{DD} V_{DDQ} < 0.3$  volts.
  - $V_{\text{DD}}$  and  $V_{\text{DDQ}}$  are driven from a single power converter output, AND
- The voltage levels on all pins other than  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be larger than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side. In addition,  $V_{TT}$  is limited to 0.95V max once power ramp is finished, AND
- V<sub>REF</sub> tracks V<sub>DDQ</sub>/2.

0

- Apply V<sub>DD</sub> without any slope reversal before or at the same time as V<sub>DDQ</sub>.
- Apply  $V_{\text{DDQ}}$  without any slope reversal before or at the same time as  $V_{\text{TT}}$  &  $V_{\text{REF}}$ .
- The voltage levels on all pins other than  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be larger than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side.
- 2. After RESET is de-asserted, wait for another 500us until CKE becomes active. During this time, the DRAM will start internal initialization; this will be done independently of external clocks.
- 3. Clocks (CK, CK) need to be started and stabilized for at least 10ns or 5t<sub>CK</sub> (which is larger) before CKE goes active.
  Since CKE is a synchronous signal, the corresponding setup time to clock (t<sub>IS</sub>) must be met. Also a NOP or Deselect command must be registered (with t<sub>IS</sub> set up time to clock) before CKE goes active. Once the CKE registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequences finished, including expiration of t<sub>DLLK</sub> and t<sub>ZQinit</sub>.
- 4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until t<sub>IS</sub> before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT\_NOM is to be enabled in MR1 and the on-die termination is required to remain in the high impedance state, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of t<sub>DLLK</sub> and t<sub>ZQinit</sub>.
- 5. After CKE is registered high, wait minimum of Reset CKE Exit time, t<sub>XPR</sub>, before issuing the first MRS command to load mode register.(t<sub>XPR</sub>=Max(t<sub>XS</sub>, 5t<sub>CK</sub>)]
- Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1.)
- 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1.)
- 8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1-BA2)
- 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).
- 10. Issue ZQCL command to starting ZQ calibration.
- 11. Wait for both  $t_{DLLK}$  and  $t_{ZQ}$  init completed.
- 12. The DDR3 SDRAM is now ready for normal operation.






#### Reset and Initialization with Stable Power


The following sequence is required for RESET at no power interruption initialization.

- Assert RESET below 0.2 x V<sub>DD</sub> anytime when reset is needed (all other inputs may be undefined). RESET needs to be maintained for minimum 100ns. CKE is pulled low before RESET being de-asserted (minimum time 10ns).
- 2. Follow Power-Up initialization Sequence steps 2 to 11.
- 3. The reset sequence is now completed; DDR3 SDRAM is ready for normal operation.





The Mode Register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type,  $\overline{\text{CAS}}$  latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ , BA0, BA1 and BA2, while controlling the states of address pins according to the table below.




<sup>\*1:</sup> BA2 and A13-A15 are reserved for future use and must be programmed to 0 during MRS.

<sup>\*2:</sup> WR(write recovery for autoprecharge)min in clock cycles is calculated by dividing t<sub>WR</sub>(in ns) by t<sub>CK</sub>(in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(t<sub>WR</sub>[ns]/t<sub>CK</sub>[ns]). The WR value in the mode register must be programmed to be equal or larger than WRmin The programmed WR value is used with t<sub>RP</sub> to determine t<sub>DAL</sub>.



The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT\_Nom impedance, additive latency, write leveling enable, TDQS enable and Qoff.


The Mode Register 1 is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA0, low on BA1 and BA2, while controlling the states of address pins according to the table below.



<sup>\*1:</sup> BA2, A8, A10, A13-A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.



The Mode Register MR2 stores the data for controlling refresh related features, RTT\_WR impedance and CAS write latency (CWL). The Mode Register 2 is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA1, low on BA0 and BA2, while controlling the states of address pins according to the table below.




<sup>\*1:</sup> BA2, A8, A11-A15 are RFU and must be programmed to 0 during MRS.

<sup>\*2:</sup> The Rtt WR value can be applied during writes even when Rtt Nom is disabled. During write leveling, Dynamic ODT is not available.



The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.



- \*1: BA2, A3-A15 are reserved for future use (RFU) and must be programmed to 0 during MRS.
- \*2: The predefined pattern will be used for read synchronization.
- \*3: When MPR control is set for normal operation, MP3 A[2] = 0, MR3 A[1:0] will be ignored.

### Burst Length (MR0)

Read and write accesses to the DDR3 are burst oriented, with the burst length being programmable, as shown in the figure MR0 Programming. The burst length determines the maximum number of column locations that can be accessed for a given read or write command. Burst length options include fixed BC4, fixed BL8, and on the fly which allows BC4 or BL8 to be selected coincident with the registration of a read on write command Via A12 (BC). Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

#### **Burst Chop**

In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for  $t_{WR}$  and  $t_{WTR}$  will be pulled in by two clocks. In case of burst length being selected on the fly via A12( $\overline{BC}$ ), the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for  $t_{WR}$  and  $t_{WTR}$  will not be pulled in by two clocks.



## Burst Type (MR0)

## [Burst Length and Sequence]

Burst length	Operation	Starting address (A2, A1, A0)	Sequential addressing (decimal)	Interleave addressing (decimal)
		000	0, 1, 2, 3, T, T, T, T	0, 1, 2, 3, T, T, T, T
		001	1, 2, 3, 0, T, T, T, T	1, 0, 3, 2, T, T, T, T
		010	2, 3, 0, 1, T, T, T, T	2, 3, 0, 1, T, T, T, T
	READ	011	3, 0, 1, 2, T, T, T, T	3, 2, 1, 0, T, T, T, T
4 (Burst chop)	READ	100	4, 5, 6, 7, T, T, T, T	4, 5, 6, 7, T, T, T, T
4 (Burst Chop)		101	5, 6, 7, 4, T, T, T, T	5, 4, 7, 6, T, T, T, T
		110	6, 7, 4, 5, T, T, T, T	6, 7, 4, 5, T, T, T, T
		111	7, 4, 5, 6, T, T, T, T	7, 6, 5, 4, T, T, T, T
	WRITE	0VV	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X
		1VV	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X
		000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
		001	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
		010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	READ	011	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
8	READ	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
		101	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
		110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
		111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0
	WRITE	VVV	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7

Remark: T: Output driver for data and strobes are in high impedance.

V: A valid logic level (0 or 1), but respective buffer input ignores level on input pins.

X: Don't Care.

Notes: 1. Page length is a function of I/O organization and column addressing

2. 0...7 bit number is value of CA [2:0] that causes this bit to be the first read during a burst.



#### **Command Truth Table**

- (a) Note 1,2,3,4 apply to the entire Command truth table
- (b) Note 5 applies to all Read/Write commands.

[BA=Bank Address, RA=Row Address, CA=Column Address, BC=Burst Chop, X=Don't care, V=Valid]

		CK	Œ					BA0	A13	A12	A10	A0	
Function	Abbreviation	Previous	Current	CS	RAS	CAS	WE	-	-	/	1	-	Notes
		Cycle	Cycle					BA2	A15	BC	AP	A9,A11	
Mode Register Set	MRS	Н	Н	L	L	L	L	ВА		OP Code			
Refresh	REF	Н	Н	L	L	L	Н	V	V	V	V	V	
Self Refresh Entry	SRE	Н	L	L	L	L	Н	V	V	V	V	V	7,9,12
Self Refresh Exit	SRX	L	Н	Н	Χ	Х	Х	Х	Х	Х	Х	X	70040
Sell Reliesti Exit	SKA	L	П	L	Н	Н	Н	V	V	V	V	V	7,8,9,12
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	ВА	V	V	L	V	
Precharge all Banks	PREA	Н	Н	L	L	Н	L	V	V	V	Н	V	
Bank Activate	ACT	Н	Н	L	L	Н	Н	ВА		Row Ad	dress (F	RA)	
Write (Fixed BL8 or BL4)	WR	Н	Н	L	Н	L	L	ВА	RFU	V	L	CA	
Write (BL4, on the Fly)	WRS4	Н	Н	L	Н	L	L	ВА	RFU	L	L	CA	
Write (BL8, on the Fly)	WRS8	Н	Н	L	Н	L	L	ВА	RFU	Н	L	CA	
Write with Auto Precharge	WRA	Н	Н	L	Н	L	L	BA	RFU	V	Н	CA	
(Fixed BL8 or BL4)	WKA	П	П	L	П	L	L	DA	KFU	V	П	CA	
Write with Auto Precharge	WRAS4	Н	Н	L	Н	L	L	BA	RFU	L	Н	CA	
(BL4, on the Fly)	WKA54	П	П	L	П	L	L	DA	KFU	L	П	CA	
Write with Auto Precharge	WRAS8	Н	Н	L	Н	L	L	BA	RFU	Н	Н	CA	
(BL8, on the Fly)	WIVAGO	11	""		""		_	DA	IXI O	'''	""	OA .	
Read (Fixed BL8 or BL4)	RD	Н	Н	L	Н	L	Н	BA	RFU	V	L	CA	
Read (BL4, on the Fly)	RDS4	Н	Н	L	Н	L	Н	BA	RFU	L	L	CA	
Read (BL8, on the Fly)	RDS8	Н	Н	L	Н	L	Н	BA	RFU	Н	L	CA	
Read with Auto Precharge	RDA	Н	Н	L	Н	L	Н	ВА	RFU	V	н	CA	
(Fixed BL8 or BL4)	TO/			-	• • • • • • • • • • • • • • • • • • • •	-	''	D/ (	141 0	,	''	O/ C	
Read with Auto Precharge	RDAS4	Н	Н	L	Н	L	Н	ВА	RFU	L	Н	CA	
(BL4, on the Fly)	TAB/TO4	""		_	"	-		D/ (	1410	-		0/1	
Read with Auto Precharge	RDAS8	Н	Н	L	Н	L	Н	ВА	RFU	Н	Н	CA	
(BL8, on the Fly)	1127100			_		_							
No Operation	NOP	Н	Н	L	Н	Н	Н	V	V	V	V	V	10
Device Deselected	DES	Н	Н	Н	Χ	Х	Х	Х	Х	Х	Х	Х	11
ZQ calibration Long	ZQCL	Н	Н	L	Н	Н	L	Х	Х	Х	Н	X	
ZQ calibration Short	ZQCS	Н	Н	L	Н	Н	L	Х	Х	Х	L	Х	
Power Down Entry	PDE	Н	L	L	Н	Н	Н	V	V	V	V	V	6,12
1 OWOI DOWN LINLY	1 00	''	_	Н	X	Х	Х	Х	X	Х	X	Х	0,12
Power Down Exit	PDX	L	Н	L	Н	Н	Н	V	V	V	V	V	6,12
FOWEI DOWN EXIL	PDA	L	П	Н	Х	Х	Х	Х	Х	Х	Х	Х	0,12

- 1. All DDR3 SDRAM commands are defined by states of  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  and CKE at the rising edge of the clock. The MSB of BA, RA, and CA are device density and configuration dependant
- 2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
- 3. Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register
- 4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level"
  5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the fly BL will be defined by MRS
- 6. The Power Down Mode does not perform any refresh operations.
- 7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 8. Self refresh exit is asynchronous.
- 9.  $V_{REF}$ (Both  $V_{REFDQ}$ and  $V_{REFCA}$ ) must be maintained during Self Refresh operation.
- 10. The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
- 11. The Deselect command performs the same function as a No Operation command.
- 12. Refer to the CKE Truth Table for more detail with CKE transition



#### CKE Truth Table

- (a) Note 1~7 apply to the entire Command truth table
- (b) CKE low is allowed only if t<sub>MRD</sub> and t<sub>MOD</sub> are satisfied

	CH	KE .	Command (N) o					
Current State 2	Previous Cycle 1 (N-1)	Current Cycle 1 (N)	Command (N) 3  RAS, CAS, WE, CS	Action (N) 3	Notes			
D D	L	L	Х	Maintain Power-Down	14, 15			
Power Down	L	Н	DESELECT or NOP	Power Down Exit	11, 14			
0.160.6	L	L	X	Maintain Self Refresh	15, 16			
Self Refresh	L	Н	DESELECT or NOP	Self Refresh Exit	8, 12, 16			
Bank(s) Active	Н	L	DESELECT or NOP	Active Power Down Entry	11, 13, 14			
Reading	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17			
Writing	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17			
Precharging	Н	L	DESELECT or NOP	Power Down Entry	11, 13, 14, 17			
Refreshing	Н	L	DESELECT or NOP	Precharge Power Down Entry	11			
All Devil a Lilla	Н	L	DESELECT or NOP	Precharge Power Down Entry	11,13, 14, 18			
All Banks Idle	Н	L	REFRESH	Self Refresh Entry	9, 13, 18			
·	For more details with all signals See "Command Truth Table," on previous page							

- 1. CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 2. Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N
- 3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here
- 4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document
- 5. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh
- 6. CKE must be registered with the same value on t<sub>CKEmin</sub> consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the t<sub>CKEmin</sub> clocks of registeration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of t<sub>IS</sub> + t<sub>CKEmin</sub> + t<sub>IH</sub>.
- 7. DESELECT and NOP are defined in the Command truth table
- 8. On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the t<sub>XS</sub> period. Read or ODT commands may be issued only after t<sub>XSDLL</sub> is satisfied.
- 9. Self Refresh mode can only be entered from the All Banks Idle state.
- 10. Must be a legal command as defined in the Command Truth Table.
- 11. Valid commands for Power Down Entry and Exit are NOP and DESELECT only.
- 12. Valid commands for Self Refresh Exit are NOP and DESELECT only.
- 13. Self Refresh can not be entered while Read or Write operations. See 'Self-Refresh Operation" and 'Power-Down Modes" on later section for a detailed list of restrictions.
- 14. The Power Down does not perform any refresh operations.
- 15. "X" means "don't care (including floating around V<sub>REF</sub>)" in Self Refresh and Power Down. It also applies to Address pins
- 16. VREF (Both VREFDQ and VREFCA) must be maintained during Self Refresh operation.
- 17. If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power Down is entered, otherwise Active Power Down is entered
- 18. 'Idle state' means that all banks are closed(t<sub>RP</sub>,t<sub>DAL</sub>,etc. satisfied) and CKE is high and all timings from previous operations are satisfied (t<sub>MRD</sub>,t<sub>MOD</sub>,t<sub>RFC</sub>,t<sub>ZQinit</sub>,t<sub>ZQOPE</sub>,t<sub>ZQCS</sub>,etc)as well as all SRF exit and Power Down exit parameters are satisfied (t<sub>XS</sub>,t<sub>XP</sub>,t<sub>XPDLL</sub>,etc)



### Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
$V_{DD}$	Voltage on $V_{\text{DD}}$ pin relative to $V_{\text{SS}}$	-0.4 ~ 1.8	V	1,3
$V_{DDQ}$	Voltage on $V_{\text{DDQ}}$ pin relative to $V_{\text{SS}}$	-0.4 ~ 1.8	V	1,3
$V_{IN}, V_{OUT}$	Voltage on any pin relative to $V_{\text{SS}}$	-0.4 ~ 1.8	V	1
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1,2

#### Notes:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

  This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3.  $V_{DD}$  and  $V_{DDQ}$  must be within 300mV of each other at all times; and  $V_{REF}$  must be not greater than 0.6 x  $V_{DDQ}$ , When  $V_{DD}$  and  $V_{DDQ}$  are less than 500mV;  $V_{REF}$  may be equal to or less than 300mV.

#### **Operating Temperature Condition**

Temp. Grade	Townseature renge	Ratin	ıg	Unit	Notes	
	Temperature range	Min	Max	Unit	Notes	
Blank	Case operating temperature commercial type	0	95	°C	1,2,3	
I	Case operating temperature industrial type		95	°C	1,2,3	

#### Notes:

- 1. Operating temperature is the case surface temperature on the center/top side of the DRAM.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation this temperature range must be maintained under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between +85°C and +95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions applies:
- a) Refresh commands must be doubled in frequency, therefore reducing the refresh interval t<sub>REFI</sub> to 3.9μs. (This double refresh requirement may not apply for some devices.)
- b) If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).

## Recommended DC Operating Conditions

Symbol Pa	Darameter	Operation		Rating	Units	Notes	
	Parameter	Voltage	Min	Тур	Max	Units	Notes
V	V Complex veltage	1.35	1.283	1.35	1.45	٧	1,2,3
$V_{DD}$	Supply voltage	1.5	1.425	1.5	1.575	V	1,2,3
		1.35	1.283	1.35	1.45	V	1,2,3
V <sub>DDQ</sub> Su	Supply voltage for Output	1.5	1.425	1.5	1.575	V	1,2,3


- 1. Under all conditions  $V_{\text{\tiny DDQ}}$  must be less than or equal to  $V_{\text{\tiny DDQ}}$
- 2.  $V_{DDQ}$  tracks with  $V_{DD}$ . AC parameters are measured with  $V_{DD}$  and  $V_{DDQ}$  tied together.
- 3.  $V_{DD}$  and  $V_{DDQ}$  rating are determinated by operation voltage.



### **V<sub>REF</sub> Tolerances**

The dc-tolerance limits and ac-noise limits for the reference voltages  $V_{REFCA}$  and  $V_{REFDQ}$  are illustrate in figure  $V_{REF}(DC)$  tolerance and  $V_{REF}$  AC-Noise limits. It shows a valid reference voltage  $V_{REF}(t)$  as a function of time. ( $V_{REF}$  stands for  $V_{REFDQ}$  likewise).

 $V_{REF}(DC)$  is the linear average of  $V_{REF}(t)$  over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table of "Single-Ended AC and DC Input Levels for Command and Address". Furthermore  $V_{REF}(t)$  may temporarily deviate from  $V_{REF}(DC)$  by no more than +/- 1%  $V_{DD}$ .



V<sub>REF</sub>(DC) tolerance and V<sub>REF</sub> AC-Noise limits

The voltage levels for setup and hold time measurements V<sub>IH</sub>(AC), V<sub>IH</sub>(DC), V<sub>IL</sub>(AC) and V<sub>IL</sub>(DC) are dependent on V<sub>REF</sub>.

"V<sub>REF</sub>" shall be understood as V<sub>REF</sub>(DC), as defined in figure above, V<sub>REF</sub>(DC) tolerance and V<sub>REF</sub> AC- Noise limits.


This clarifies, that DC-variations of  $V_{REF}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{REF}(DC)$  deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and volt- age associated with  $V_{REF}$  AC-noise. Timing and voltage effects due to AC-noise on  $V_{REF}$  up to the specified limit (+/- 1% of  $V_{DD}$ ) are included in DRAM timings and their associated deratings.



## AC and DC Logic Input Levels for Differential Signals

### Differential signals definition



Definition of differential ac-swing and "time above ac level"  $t_{\mbox{\scriptsize DVAC}}$ 




### Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS,  $\overline{\text{CK}}$ ,  $\overline{\text{DQS}}$ ) has also to comply with certain requirements for single-ended signals.

CK and  $\overline{\text{CK}}$  have to approximately reach  $V_{\text{SEH}}$  min /  $V_{\text{SEL}}$  max [ approximately equal to the AC-levels (  $V_{\text{IH}}(AC)$  /  $V_{\text{IL}}(AC)$  ) for Address/command signals ] in every half-cycle.

DQS,  $\overline{DQS}$  have to reach  $V_{SEL}$  min /  $V_{SEL}$  max [ approximately the ac-levels (  $V_{IH}(AC)$  /  $V_{IL}(AC)$  ) for DQ signals ] in every half-cycle proceeding and following a valid transition.

Note that the applicable AC-levels for Address/command and DQ's might be different per speed-bin etc. E.g. if  $V_{IH150}(AC) / V_{IL150}(AC)$  is used for Address/command signals, then these AC-levels apply also for the single-ended components of differential CK and  $\overline{CK}$ 



Single-ended requirement for differential signals

Note that while Address/command and DQ signal requirements are with respect to  $V_{REF}$ , the single-ended components of differential signals have a requirement with respect to  $V_{DD}/2$ ; this is nominally the same. The transition of single-ended signals through the AC-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach  $V_{SEL}$  max,  $V_{SEH}$  min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.



## I<sub>DD</sub> Specification

 $V_{DD}$ ,  $V_{DDQ} = 1.35V$  (1.283V to 1.45V)

O and distance	0	Data rate	I <sub>DD</sub> I	max	Unit
Conditions	Symbol	(Mbps)	X4	Х8	Unit
Operating One Bank Active-Precharge Current; CKE: High; External clock: On; $t_{CK}$ , nRC, nRAS, CL: see timing used table; BL: 8; AL: 0; : High between ACT and PRE; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD0</sub>	2133 1866	51 49	51 49	mA
Operating One Bank Active-Read-Precharge Current; CKE: High; External clock: On; $t_{\text{CK}}$ , nRC, nRAS, nRCD, CL: see timing used table; BL: 81; AL: 0; : High between ACT, RD and PRE; Command, Address, Data IO: partially toggling; DM: stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD1</sub>	2133 1866	67 64	67 64	mA
Precharge Power-Down Current Slow Exit; CKE: Low; External clock: On; $t_{\text{CK}}$ , CL: see timing used table; BL: 8; AL: 0; : stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Precharge Power Down Mode: Slow Exit	I <sub>DD2P0</sub>	2133 1866	8 8	8 8	mA
<b>Precharge Power-Down Current Fast Exit;</b> CKE: Low; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; : stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Precharge Power Down Mode: Fast Exit	I <sub>DD2P1</sub>	2133 1866	18 16	18 16	mA
<b>Precharge Standby Current;</b> CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; : stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0		2133 1866	28 26	28 26	mA
Precharge Quiet Standby Current; CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; : stable at 1; Command, Address: stable at 0; Data IO: FLOAT- ING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD2Q</sub>	2133 1866	28 26	28 26	mA



0		Data rate	I <sub>DD</sub>	max	llmit
Conditions	Symbol	(Mbps)	X4	X8	Unit
Active Power-Down Current; CKE: Low; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; : stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD3P</sub>	2133 1866	30 28	30 28	mA
Active Standby Current; CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; : stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD3N</sub>	2133 1866	36 32	36 32	mA
Operating Burst Read Current; CKE: High; External clock: On; $t_{\text{CK}}$ , CL: see timing used table; BL: 8; AL: 0; : High between RD; Command, Address: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD4R</sub>	2133 1866	115 105	115 105	mA
Operating Burst Write Current; CKE: High; External clock: On; t <sub>CK</sub> , CL: see timing used table; BL: 8; AL: 0; : High between WR; Command, Address: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at HIGH	I <sub>DD4W</sub>	2133 1866	185 180	185 180	mA
Burst Refresh Current; CKE: High; External clock: On; t <sub>CK</sub> , CL, nRFC: see timing used table; BL: 8; AL: 0; : High between REF; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD5B</sub>	2133 1866	249 242	249 242	mA
Self Refresh Current: Normal Temperature Range; Tcase: 0-85°C; Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Normal; CKE: Low; External clock: Off; CK and CK: LOW; CL: see timing used table; BL: 8; AL: 0; CS, Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	I <sub>DD6</sub>	2133 1866	12 12	12 12	mA
Self Refresh Current: Extended Temperature Range; Tcase: 0-95°C; Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Extended; CKE: Low; External clock: Off; CK and CK: LOW; CL: see timing used table; BL: 8; AL: 0; CS, Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	IDDGET	2133 1866	16 16	16 16	mA







	Symbol	Data rate	I <sub>DD</sub> I		
Conditions	Symbol	(Mbps)	X4	Х8	Unit
Operating Bank Interleave Read Current; CKE: High; External clock: On; t <sub>CK</sub> , nRC, nRAS, nRCD, nRRD, nFAW, CL: see timing used table; BL: 8; AL: CL-1; CS: High between ACT and RDA; Command, Address: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1, 7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	I <sub>DD7</sub>	2133 1866	165 140	165 140	mA
RESET Low Current; RESET: Low; External clock: off; CK and CK: LOW; CKE: FLOATING; CS, Command, Address, Data IO: FLOATING; ODT Signal: FLOATING	I <sub>DD8</sub>	2133 1866	10 10	10 10	mA

- 1) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- 2) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B
- 3) Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit
- 4) Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature
- 5) Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range
- 6) Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM
- 7) Read Burst type: Nibble Sequential, set MR0 A[3]=0B



## DDR3-1866 Speed Bins

	Spe	ed Bin		- 107 (DE	PR3-1866)			
	CL-nF	RCD-nRP		13-1	3-13	Unit	Notes	
	Parameter		Symbol	Min	Max			
Internal read comr	mand to first data	1	t <sub>AA</sub>	13.91 (13.125)	20	ns	5,9	
Active to read or write delay time			t <sub>RCD</sub>	13.91 (13.125)	-	ns	5,9	
Precharge comma	and period		t <sub>RP</sub>	13.91 (13.125)	-	ns	5,9	
Active to active/au	to-refresh comm	and time	t <sub>RC</sub>	47.91 (47.125)	-	ns	5,9	
Active to precharg	e command peri	od	t <sub>RAS</sub>	34	9 * t <sub>REFI</sub>	ns	8	
	01 5	CWL = 5	t <sub>CK</sub> (avg)	3.0	3.3	ns	1,2,3,6	
	CL = 5	CWL = 6,7	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	01 0	CWL = 5	t <sub>CK</sub> (avg)	2.5	3.3	ns	1,2,3,6	
	CL = 6	CWL = 6,7	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
		CWL = 5	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 7	CWL = 6	t <sub>CK</sub> (avg)	1.875	2.5	ns	1,2,3,6	
		CWL = 7	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,6	
		CWL = 5	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 8	CWL = 6	t <sub>CK</sub> (avg)	1.875	2.5	ns	1,2,3,6	
		CWL = 7	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
Average Clock	01 0	CWL = 5,6	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
Cycle Time	CL = 9	CWL = 7	t <sub>CK</sub> (avg)	1.5	1.875	ns	1,2,3,6	
		CWL = 5,6	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 10	CWL = 7	t <sub>CK</sub> (avg)	1.5	1.875	ns	1,2,3,6	
		CWL = 8	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
		CWL = 5,6,7	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 11	CWL = 8	t <sub>CK</sub> (avg)	1.25	1.5	ns	1,2,3,6	
		CWL = 9	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	01 10	CWL = 5,6,7,8	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 12	CWL = 9	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	01 10	CWL = 5,6,7,8	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4	
	CL = 13	CWL = 9	t <sub>CK</sub> (avg)	1.07	1.25	ns	1,2,3	
	Supporte	ed CL setting	6, 7, 8, 9,	nCK				
	Supported	I CWL setting		5, 6,	7, 8, 9	nCK		



# DDR3-2133 Speed Bins

	Spe	ed Bin		- 093 (DD	R3-2133)		
	CL-nF	RCD-nRP		14-1	4-14	Unit	Notes
	Parameter		Symbol	Min	Max		
Internal read comr	mand to first data	ı	t <sub>AA</sub>	13.09	20	ns	
Active to read or w	Active to read or write delay time		t <sub>RCD</sub>	13.09	-	ns	
Precharge comma	and period		t <sub>RP</sub>	13.09	-	ns	
Active to active/au	to-refresh comm	and time	t <sub>RC</sub>	46.09	-	ns	
Active to precharg	e command peri	od	t <sub>RAS</sub>	33	9 * t <sub>REFI</sub>	ns	8
	CL = 5 CWL = 5,6,7,8,9,10		t <sub>CK</sub> (avg)	3.0	3.3	ns	1,2,3,4,7
		CWL = 5	t <sub>ck</sub> (avg)	2.5	3.3	ns	1,2,3,7
	CL = 6	CWL = 6	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 7,8,9,10	t <sub>ck</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 5	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
	0. 7	CWL = 6	t <sub>CK</sub> (avg)	1.875	2.5	ns	1,2,3,7
	CL = 7	CWL = 7	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4,7
		CWL = 8,9,10	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 5	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 6	t <sub>CK</sub> (avg)	1.875	2.5	ns	1,2,3,7
	CL = 8	CWL = 7	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4,7
		CWL = 8,9,10	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 5,6	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 7	t <sub>CK</sub> (avg)	1.5	1.875	ns	1,2,3,7
Average Clock	CL = 9	CWL = 8	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4,7
Cycle Time		CWL = 9,10	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 5,6	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
	01 40	CWL = 7	t <sub>CK</sub> (avg)	1.5	1.875	ns	1,2,3,7
	CL = 10	CWL = 8,9	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4,7
		CWL = 10	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 5,6,7	t <sub>ck</sub> (avg)	Reserved	Reserved	ns	4
	01 44	CWL = 8	t <sub>ck</sub> (avg)	1.25	1.5	ns	1,2,3,7
	CL = 11	CWL = 9	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4,7
		CWL = 10	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4
		CWL = 5,6,7,8	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
	CL = 12	CWL = 9	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
		CWL = 10	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4,7
		CWL = 5,6,7,8	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4
	CL = 13	CWL = 9	t <sub>CK</sub> (avg)	1.07	1.25	ns	1,2,3,7
		CWL = 10	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	1,2,3,4







	CL = 14	CWL = 5,6,7,8,9	t <sub>CK</sub> (avg)	Reserved	Reserved	ns	4
CL = 14	CL = 14	CWL = 10	CWL = 10 $t_{CK}(avg)$		1.07	ns	1,2,3
	Supporte	d CL setting	5, 6, 7, 8, 9, 10	, 11, 12, 13, 14	nCK		
Supported CWL setting				5, 6, 7,	8, 9, 10	nCK	

#### Speed Bin Table Notes

- 1. The CL setting and CWL setting result in  $t_{CK}(avg)$  Min and  $t_{CK}(avg)$  Max requirements. When making a selection of  $t_{CK}(avg)$ , both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
- 2. t<sub>CK</sub>(avg) Min limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard t<sub>CK</sub>(avg) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating CL [nCK] = t<sub>AA</sub> [ns] / t<sub>CK</sub>(avg) [ns], rounding up to the next "Supported CL".
- 3. t<sub>CK</sub>(avg) Max limits: Calculate t<sub>CK</sub>(avg) = t<sub>AA</sub> Max / CL Selected and round the resulting t<sub>CK</sub>(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is t<sub>CK</sub>(avg) Max corresponding to CL selected.
- 4. "Reserved" settings are not allowed. User must program a different value.
- 5. "Optional" settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
- 6. Any DDR3-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 7. Any DDR3-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
- 8. t<sub>REFI</sub> depends on operating case temperature (Tcase).
- 9. For devices supporting optional down binning to CL=11, CL=9 and CL=7, t<sub>AA</sub>/t<sub>RCD</sub>/t<sub>RPmin</sub> must be 13.125ns. SPD setting must be programmed to match. For example, DDR3-1866M devices supporting down binning to DDR3-1600K or DDR3-1333H or 1066F should program 13.125ns in SPD bytes for t<sub>AA</sub>min (byte 16), tRCDmin(byte18) and t<sub>RP</sub>min (byte 20). Once t<sub>RP</sub> (byte 20) is programmed to 13.125ns, t<sub>RC</sub>min (byte 21, 23) also should be programmed accordingly. For example, 47.125ns (t<sub>RAS</sub>min + t<sub>RP</sub>min = 34ns+13.125ns)



### AC Characteristics

 $(V_{DD} = 1.35V; V_{DDQ} = 1.35V)$ 

Deves - to ::		- 107 (DDR3-1866)		- 093 (DDR3-2133)			
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Average clock cycle time	t <sub>CK</sub> (avg)	Please refer Speed Bins				ps	
Minimum clock cycle time (DLL-off mode)	t <sub>CK</sub> (DLL-off)	8	-	8	1	ns	6
Average CK high level width	t <sub>CH</sub> (avg)	0.47	0.53	0.47	0.53	t <sub>CK</sub> (avg)	
Average CK low level width	t <sub>CL</sub> (avg)	0.47	0.53	0.47	0.53	t <sub>CK</sub> (avg)	
Active Bank A to Active Bank B command period for 1KB page size	t <sub>RRD</sub>	5 4	-	5 4	-	ns nCK	
Four activate window for 1KB page size	t <sub>FAW</sub>	27	-	25	-	ns	
Address and Control input hold time (V <sub>IH</sub> /V <sub>IL</sub> (DC) levels)	t <sub>IH</sub> (base) DC100	100	-	95	-	ps	16
Address and Control input setup time (V <sub>IH</sub> /V <sub>IL</sub> (AC) levels)	t <sub>is</sub> (base) AC135	65	-	60	-	ps	16,24
DQ and DM input hold time (V <sub>IH</sub> /V <sub>IL</sub> (DC) levels)	t <sub>DH</sub> (base) DC100	70	-	55	-	ps	17
DQ and DM input setup time (V <sub>IH</sub> /V <sub>IL</sub> (AC) levels)	t <sub>DS</sub> (base) AC135	68	-	53	-	ps	17
Control and Address Input pulse width for each input	t <sub>IPW</sub>	535	-	470	-	ps	25
DQ and DM Input pulse width for each input	t <sub>DIPW</sub>	320	-	280	-	ps	25
DQ high impedance time	t <sub>HZ</sub> (DQ)	-	195	-	180	ps	13,14
DQ low impedance time	t <sub>LZ</sub> (DQ)	-390	195	-360	180	ps	13,14
DQS, DQS high impedance time (RL + BL/2 reference)	t <sub>HZ</sub> (DQS)	-	195	-	180	ps	13,14
DQS, DQS low impedance time (RL - 1 reference)	t <sub>LZ</sub> (DQS)	-390	195	-360	180	ps	13,14
DQS, $\overline{\text{DQS}}$ to DQ Skew, per group, per access	t <sub>DQSQ</sub>	-	85	-	75	ps	12,13
CAS to CAS command delay	t <sub>CCD</sub>	4	-	4	-	nCK	
DQ output hold time from DQS, DQS	t <sub>QH</sub>	0.38	-	0.38	-	t <sub>CK</sub> (avg)	12,13
DQS, DQS rising edge output access time from rising CK, $\overline{\text{CK}}$	t <sub>DQSCK</sub>	-195	195	-180	180	ps	12,13
DQS latching rising transitions to associated clock edges	t <sub>DQSS</sub>	-0.27	0.27	-0.27	0.27	t <sub>ck</sub> (avg)	
DQS falling edge hold time from rising CK	t <sub>DSH</sub>	0.18	-	0.18	-	t <sub>CK</sub> (avg)	29
DQS falling edge setup time to rising CK	t <sub>DSS</sub>	0.18	-	0.18	-	t <sub>CK</sub> (avg)	29
DQS input high pulse width	t <sub>DQSH</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub> (avg)	27,28
DQS input low pulse width	t <sub>DQSL</sub>	0.45	0.55	0.45	0.55	t <sub>CK</sub> (avg)	26,28



Parameter	Symbol	- 107 (DDR3-1866)		- 093 (DDR3-2133)			
		Min	Max	Min	Max	Unit	Note
DQS output high time	t <sub>QSH</sub>	0.40	-	0.40	-	t <sub>CK</sub> (avg)	12,13
DQS output low time	t <sub>QSL</sub>	0.40	-	0.40	-	t <sub>CK</sub> (avg)	12,13
Mode register set command cycle time	t <sub>MRD</sub>	4	-	4	-	nCK	
Mode register set command update delay	t <sub>MOD</sub>	15 12	-	15 12	-	ns nCK	
Read preamble time	t <sub>RPRE</sub>	0.9		0.9	-	t <sub>CK</sub> (avg)	13,19
Read postamble time	t <sub>RPST</sub>	0.3	_	0.3	-	t <sub>CK</sub> (avg)	11,13
Write preamble time	twpre	0.9	-	0.9	-	t <sub>CK</sub> (avg)	1
Write postamble time	t <sub>WPST</sub>	0.3	_	0.3	-	t <sub>CK</sub> (avg)	1
Write recovery time	t <sub>WR</sub>	15	-	51	-	ns	'
Auto precharge write recovery + Precharge time	t <sub>DAL</sub> (min)			p [t <sub>RP</sub> / t <sub>CK</sub> (avg)]		nCK	
Multi-purpose register recovery time	t <sub>MPRR</sub>	1	-	1	-	nCK	22
		7.5	-	7.5	-	ns	18
Internal write to read command delay	t <sub>WTR</sub>	4	-	4	-	nCK	18
		7.5	-	7.5	-	ns	
Internal read to precharge command delay	t <sub>RTP</sub>	4	-	4	-	nCK	
Minimum CKE low width for Self-refresh entry to exit timing	t <sub>ckesr</sub>	t <sub>CKE</sub> (min) +1nCK	-	t <sub>CKE</sub> (min) +1nCK	-		
Valid clock requirement after Self- refresh entry or Power-down entry	t <sub>CKSRE</sub>	10	-	10	-	ns	
		5	-	5	-	nCK	
Valid clock requirement before Self- refresh		10	-	10	-	ns	
exit or Power-down exit	t <sub>CKSRX</sub>	5	-	5	-	nCK	
Exit Self-refresh to commands not requiring a	txs	t <sub>RFC</sub> (min) +10	-	t <sub>RFC</sub> (min) +10	-	ns	
locked DLL		5	-	5	-	nCK	
Exit Self-refresh to commands requiring a locked DLL	t <sub>XSDLL</sub>	tDLLK (min)	-	tDLLK (min)	-	nCK	
Auto-refresh to Active/Auto-refresh command time	t <sub>RFC</sub>	260	-	260	-	ns	
Average Periodic Refresh Interval Commercial: 0°C ≤ Tcase ≤ +85°C Industrial: -40°C ≤ Tcase ≤ +85°C	t <sub>REFI</sub>	-	7.8	-	7.8	μs	
Average Periodic Refresh Interval Commercial: +85°C < Tcase ≤ +95°C Industrial: +85°C < Tcase ≤ +95°C	t <sub>REFI</sub>	-	3.9	-	3.9	μ\$	
	t <sub>CKE</sub>	5	1	5	-	ns	
CKE minimum high and low pulse width		3	-	3	-	nCK	
Exit reset from CKE high to a valid command	t <sub>xpr</sub>	t <sub>RFC</sub> (min) +10	-	t <sub>RFC</sub> (min) +10	-	ns	
		5	-	5	-	nCK	
DLL locking time	t <sub>DLLK</sub>	512	-	512	-	nCK	



Downwardow.	Symbol	- 107 (DDR3-1866)		- 093 (DDR3-2133)			NI . I .
Parameter		Min	Max	Min	Max	Unit	Note
Power-down entry to exit time	t <sub>PD</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>		15
Exit precharge power-down with DLL frozen to	t <sub>xpdll</sub>	24	-	24	-	ns	2
commands requiring a locked DLL		10	-	10	-	nCK	2
Exit power-down with DLL on to any valid command; Exit precharge power-down with	t <sub>XP</sub>	6	-	6	-	ns	
DLL frozen to commands not requiring a locked DLL	λ.	3	-	3	-	nCK	
Command pass disable delay	t <sub>CPDED</sub>	2	-	2	-	nCK	
Timing of ACT command to Power-down entry	t <sub>actpden</sub>	1	-	2	-	nCK	20
Timing of PRE command to Power-down entry	t <sub>PRPDEN</sub>	1	-	2	-	nCK	20
Timing of RD/RDA command to Power-down entry	t <sub>RDPDEN</sub>	RL+4+1	-	RL+4+1	-	nCK	
Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>wrpden</sub> (min)		WL + 4 + [	t <sub>wR</sub> /t <sub>ck</sub> (avg)]		nCK	9
Timing of WR command to Power-down entry (BC4MRS)	t <sub>WRPDEN</sub> (min)	WL + 2 + [t <sub>WR</sub> /t <sub>CK</sub> (avg)]				nCK	9
Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)	t <sub>wrapden</sub>	WL+4 +WR+1	-	WL+4 +WR+1	ı	nCK	10
Timing of WRA command to Power-down entry (BC4MRS)	t <sub>wrapden</sub>	WL+2 +WR+1	-	WL+2 +WR+1	ı	nCK	10
Timing of REF command to Power-down entry	t <sub>REFPDEN</sub>	1	-	2	-	nCK	20,21
Timing of MRS command to Power-down entry	t <sub>MRSPDEN</sub>	t <sub>MOD</sub> (min)	-	t <sub>MOD</sub> (min)	-		
RTT turn-on	t <sub>AON</sub>	-195	195	-180	180	ps	7
Asynchronous RTT turn-on delay (Power-down with DLL frozen)	t <sub>aonpd</sub>	2	8.5	2	8.5	ns	
RTT_Nom and RTT_WR turn-off time from ODTLoff reference	t	0.3	0.7	0.3	0.7	t <sub>CK</sub> (avg)	8
Asynchronous RTT turn-off delay (Power-down with DLL frozen)	t <sub>AOFPD</sub>	2	8.5	2	8.5	ns	
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	nCK	
RTT dynamic change skew	t <sub>ADC</sub>	0.3	0.7	0.3	0.7	t <sub>CK</sub> (avg)	
Power-up and reset calibration time	t <sub>ZQinit</sub>	512	-	512	-	nCK	
Normal operation full calibration time	t <sub>ZQoper</sub>	256	-	256	ı	nCK	



Davarratari	- 107 (DDR3-1866)		- 093 (DD	R3-2133)	112		
Parameter	Symbol	Min	Max	Min	Max	Unit	Note
Normal operation short calibration time	t <sub>zqcs</sub>	64	-	64	-	nCK	23
First DQS pulse rising edge after write leveling mode is programmed	t <sub>WLMRD</sub>	40	-	40	-	nCK	3
DQS, DQS delay after write leveling mode is pro-grammed	t <sub>WLDQSEN</sub>	25	-	25	-	nCK	3
Write leveling setup time from rising CK, $\overline{\text{CK}}$ crossing to rising DQS, $\overline{\text{DQS}}$ crossing	t <sub>wLS</sub>	140	-	125	1	ps	
Write leveling hold time from rising DQS, $\overline{\text{DQS}}$ crossing to rising CK, $\overline{\text{CK}}$ crossing	t <sub>WLH</sub>	140	-	125	-	ps	
Write leveling output delay	$t_{WLO}$	0	7.5	0	7.5	ns	
Write leveling output error	t <sub>WLOE</sub>	0	2	0	2	ns	
Absolute clock period	t <sub>CK</sub> (abs)	t <sub>ck</sub> (avg) min+ t <sub>JIT</sub> (per) min	t <sub>cκ</sub> (avg )max+ t <sub>Jιτ</sub> (per) max	t <sub>cκ</sub> (avg) min+ t <sub>Jiπ</sub> (per) min	t <sub>CK</sub> (avg) max+ t <sub>JIT</sub> (per) max	ps	
Absolute clock high pulse width	t <sub>CH</sub> (abs)	0.43	-	0.43	-	t <sub>CK</sub> (avg)	30
Absolute clock low pulse width	t <sub>CL</sub> (abs)	0.43	-	0.43	-	t <sub>CK</sub> (avg)	31
Clock period jitter	t <sub>JIT</sub> (per)	-60	60	-50	50	ps	
Clock period jitter during DLL locking period	t <sub>JIT</sub> (per,lck )	-50	50	-40	40	ps	
Cycle to cycle period jitter	t <sub>JIT</sub> (cc)	-	120	-	100	ps	
Cycle to cycle period jitter during DLL locking period	t <sub>JIT</sub> (cc,lck)	-	100	-	80	ps	
Cumulative error across 2 cycles	t <sub>ERR</sub> (2per)	-88	88	-74	74	ps	
Cumulative error across 3 cycles	t <sub>ERR</sub> (3per)	-105	105	-87	87	ps	
Cumulative error across 4 cycles	t <sub>ERR</sub> (4per)	-117	117	-97	97	ps	
Cumulative error across 5 cycles	t <sub>ERR</sub> (5per)	-126	126	-105	105	ps	
Cumulative error across 6 cycles	t <sub>ERR</sub> (6per)	-133	133	-111	111	ps	
Cumulative error across 7 cycles	t <sub>ERR</sub> (7per)	-139	139	-116	116	ps	
Cumulative error across 8 cycles	t <sub>ERR</sub> (8per)	-145	145	-121	121	ps	
Cumulative error across 9 cycles	t <sub>ERR</sub> (9per)	-150	150	-125	125	ps	
Cumulative error across 10 cycles	t <sub>ERR</sub> (10per	-154	154	-128	128	ps	
Cumulative error across 11 cycles	t <sub>ERR</sub> (11per	-158	158	-132	132	ps	
Cumulative error across 12 cycles	t <sub>ERR</sub> (12per	-161	161	-134	134	ps	
Cumulative error across $n = 13,14,49,50$ cycles	t <sub>ERR</sub> (nper)	$t_{ERR}(nper)min = (1 + 0.68ln(n))*t_{JIT}(per)min$ $t_{ERR}(nper)max = (1 + 0.68ln(n))*t_{JIT}(per)max$			ps	32	







#### Notes for AC Electrical Characteristics

- 1. Actual value dependant upon measurement level definitions which are TBD.
- 2. Commands requiring a locked DLL are: READ (and READA) and synchronous ODT commands.
- 3. The max values are system dependent.
- 4. WR as programmed in mode register.
- 5. Value must be rounded-up to next higher integer value.
- 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, t<sub>REFI</sub>.
- 7. ODT turn on time (min) is when the device leaves high impedance and ODT resistance begins to turn on.
  - ODT turn on time (max) is when the ODT resistance is fully on. Both are measured from ODTLon.
- ODT turn-off time (min) is when the device starts to turn-off ODT resistance. ODT turn-off time (max) is when the bus is in high impedance. Both are measured from ODTLoff.
- 9.  $t_{WR}$  is defined in ns, for calculation of  $t_{WRPDEN}$  it is necessary to round up  $t_{WR}$  /  $t_{CK}$  to the next integer.
- 10. WR in clock cycles as programmed in MR0.
- 11. The maximum read postamble is bound by t<sub>DQSCK</sub>(min) plus t<sub>QSH</sub>(min) on the left side and t<sub>HZ</sub>(DQS)max on the right side.
- 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
- 13. Value is only valid for RON34.
- 14. Single ended signal parameter. Refer to the section of t<sub>LZ</sub>(DQS), t<sub>LZ</sub>(DQ), t<sub>HZ</sub>(DQS), t<sub>HZ</sub>(DQ) Notes for definition and measurement method.
- 15. t<sub>REFI</sub> depends on operating case temperature (Tc).
- 16. t<sub>IS</sub>(base) and t<sub>IH</sub>(base) values are for 1V/ns command/addresss single-ended slew rate and 2V/ns CK, CK differential slew rate, Note for DQ and DM signals, V<sub>REF</sub>(DC) = V<sub>REFCA</sub>(DC). For input only pins except RESET, V<sub>REF</sub>(DC) = V<sub>REFCA</sub>(DC). See Address / Command Setup, Hold and Derating section.
- 17. t<sub>DS</sub>(base) and t<sub>DH</sub>(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS,  $\overline{DQS}$  differential slew rate. Note for DQ and DM signals,V<sub>REF</sub>(DC)= V<sub>REFCA</sub>(DC). See Data Setup, Hold and Slew Rate Derating section.
- 18. Start of internal write transaction is defined as follows;
  - For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL. For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.
  - For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.
- 19. The maximum read preamble is bound by  $t_{\text{LZDQS}}(\text{min})$  on the left side and  $t_{\text{DQSCK}}(\text{max})$  on the right side.
- 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operation.
- 21. Although CKE is allowed to be registered LOW after a REFRESH command once t<sub>REFPDEN</sub>(min) is satisfied, there are cases where additional time such as t<sub>XPDLL</sub>(min) is also required.
- 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdriftrate) and voltage (Vdriftrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

#### ZQCorrection

(TSens x Tdriftrate) + (VSens x Vdriftrate)

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

### **DATASHEET**


#### BEYOND LIMIT




- 24. The t<sub>IS</sub>(base) AC150 specifications are adjusted from the t<sub>IS</sub>(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mv 150 mV) / 1 V/ns].
- 25. Pulse width of a input signal is defined as the width between the first crossing of V<sub>REF</sub>(DC) and the consecutive crossing of V<sub>REF</sub>(DC).
- 26. t<sub>DQSL</sub> describes the instantaneous differential input low pulse width on DQS DQS, as measured from one falling edge to the next consecutive rising edge.
- 27.  $t_{DQSH}$  describes the instantaneous differential input high pulse width on DQS  $\overline{DQS}$ , as measured from one rising edge to the next consecutive falling edge.
- 28. t<sub>DQSH</sub>,act + t<sub>DQSL</sub>,act = 1 t<sub>CK</sub>,act; with t<sub>XYZ</sub>,act being the actual measured value of the respective timing parameter in the application.
- 29. t<sub>DSH</sub>,act + t<sub>DSS</sub>,act = 1 t<sub>CK</sub>,act; with t<sub>XYZ</sub>,act being the actual measured value of the respective timing parameter in the application.
- 30. t<sub>CH</sub>(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
- 31. t<sub>CL</sub>(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
- 32. n = from 13 cycles to 50 cycles. This row defines 38 parameters.



### Package Diagram (x4/x8) 78-Ball Fine Pitch Ball Grid Array Outline





NOTE: ALL DIMENSIONS ARE IN MILLIMETERS.



# Revision History

Rev	History	Release Date	Remark
1.0	Formal release	Mar. 2020	
2.0	Add x4 configuration     Some typo correction	May 2020	
3.0	Remove DDR3-1333 and DDR3-1600 timing information     Revise the Speed Bin Table of DDR3-1866 and DDR3-2133     Revise Part Number Information	Feb. 2021	