IM6416SDBA(B/S/T)
64Mbit SDRAM
4 BANKS X 1Mbit X 16

	7	6
System Frequency (f_{CK3}) $\overline{CAS}$ Latency = 3	143 MHz	166 MHz
Clock Cycle Time (t_{CK3}) $\overline{CAS}$ Latency = 3	7 ns	6 ns
Clock Access Time (t_{AC3}) $\overline{CAS}$ Latency = 3	5.4 ns	5 ns
Clock Access Time (t_{AC2}) $\overline{CAS}$ Latency = 2	6 ns	6 ns

Features

- 4 banks x 1Mbit x 16 organization
- High speed data transfer rates up to 166 MHz
- Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge
- Single Pulsed $\overline{RAS}$ Interface
- Data Mask for Read/Write Control
- Four Banks controlled by BA0 & BA1
- Programmable $\overline{CAS}$ Latency: 2, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:
  - 1, 2, 4, 8 and full page for Sequential Type
  - 1, 2, 4, 8 for Interleave Type
- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Random Column Address every CLK (1-N Rule)
- Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 4096 cycles/64ms
- Available in 54 Pin TSOP II / BGA and 60-ball BGA
- LVTTL Interface
- Single 3.3 V ± 0.3 V Power Supply
- Lead-free/RoHS
- Operating temperature range
  - Commercial Tambient = 0°C to +70°C
  - Industrial Tambient = -40°C to +85°C

Option

|	Marking
Configuration	
- 4Mx16 (4 banks x 1Mbit x 16)	6416
Package	
- 54-pin TSOP	T
- 54-ball FBGA (8mm x 8mm)	B
- 60-ball FBGA (6.4mm x10.1mm)	S
Speed/Cycle Time	
- 6 ns @ CL3 (PC166)	-6
- 7 ns @ CL3 (PC143)	-7
Temperature	
- Commercial 0°C to +70°C Tambient	<blank>
- Industrial -40°C to +85°C Tambient	I

Example Part Number: IM6416SDBABG-6I

Description

The IM6416SDBA(B/S/T) is a four bank Synchronous DRAM organized as 4 banks x 1Mbit x 16. The IM6416SDBA(B/S/T) achieves high speed data transfer rates up to 166 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 166 MHz is possible depending on burst length, $\overline{CAS}$ latency and speed grade of the device.

Part Number Information

IM 64 16 SD B A B G - 6 (I)

Intelligent Memory

IC capacity
64 = 64Mbit

DRAM I/O width
16 = x16

Memory Type
SD = SDRAM

Voltage
B = 3.3V

IC Revision
A = Revision A

Temperature range
Blank = Commercial Temperature 0°C to +70°C Tambient
I = Industrial Temperature -40°C to +85°C Tambient

Speed Grade
7 = SDRAM-143 CL3
6 = SDRAM-166 CL3

RoHS-compliance
G = Green / RoHS

Package
T = 54-pin TSOP
B = 54-ball FBGA
S = 60-ball FBGA

Description	Pkg.	Pin Count
TSOP-II	T	54

54 Pin Plastic TSOP-II x16
Pin Configurations Top View

Pin Names

CLK	Clock Input
CKE	Clock Enable
$\overline{CS}$	Chip Select
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{WE}$	Write Enable
A0-A11	Address Inputs
BA0, BA1	Bank Select
DQ0-DQ15	Data Input/Output
LDQM, UDQM	Data Mask
V_{DD}	Power (3.3V ± 0.3 V)
V_{SS}	Ground
V_{DDQ}	Power for I/O's (3.3V ± 0.3 V)
V_{SSQ}	Ground for I/O's
NC	Not connected

Pin Configurations

54-ball FBGA (x16 configuration)

	1	2	3	4	5	6	7	8	9	
A	V_{SS}	DQ15	V_{SSQ}				V_{DDQ}	DQ0	V_{DD}	A
B	DQ14	DQ13	V_{DDQ}				V_{SSQ}	DQ2	DQ1	B
C	DQ12	DQ11	V_{SSQ}				V_{DDQ}	DQ4	DQ3	C
D	DQ10	DQ9	V_{DDQ}				V_{SSQ}	DQ6	DQ5	D
E	DQ8	NC	V_{SS}				V_{DD}	LDQM	DQ7	E
F	UDQM	CLK	CKE				$\overline{CAS}$	$\overline{RAS}$	$\overline{WE}$	F
G	NC	A11	A9				BA0	BA1	$\overline{CS}$	G
H	A8	A7	A6				A0	A1	A10	H
J	V_{SS}	A5	A4				A3	A2	V_{DD}	J

Ball Location (x16)
- ● Populated ball
- ✚ Ball not populated

Top view
(See the balls through the package)

Pin Configurations

60-ball FBGA (x16 configuration)

	1	2	3	4	5	6	7	
A	V_{SS}	DQ15				DQ0	V_{DD}	A
B	DQ14	V_{SSQ}				V_{DDQ}	DQ1	B
C	DQ13	V_{DDQ}				V_{SSQ}	DQ2	C
D	DQ12	DQ11				DQ4	DQ3	D
E	DQ10	V_{SSQ}				V_{DDQ}	DQ5	E
F	DQ9	V_{DDQ}				V_{SSQ}	DQ6	F
G	DQ8	NC				NC	DQ7	G
H	NC	NC				NC	NC	H
J	NC	UDQM				LDQM	$\overline{WE}$	J
K	NC	CLK				$\overline{RAS}$	$\overline{CAS}$	K
L	CKE	NC				NC	$\overline{CS}$	L
M	A11	A9				BA1	BA0	M
N	A8	A7				A0	A10	N
P	A6	A5				A2	A1	P
R	V_{SS}	A4				A3	V_{DD}	R

Ball Location (x16)

●   Populated ball

✚   Ball not populated

Top view
(See the balls through the package)

Capacitance*

(at Tambient = 25°C, V_{DD} = V_{DDQ} = 3.3 V ± 0.3 V)

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance: All other input pins and balls	C_{IN}	1	4	pF
Input/Output Capacitance: DQ	$C_{I/O}$	2	5	pF

*Note: Capacitance is sampled and not 100% tested.

Absolute Maximum Ratings*

Operating temperature range:

Tambient: 0°C to +70°C for Commercial Temp.

Tambient: -40°C to +85°C for Industrial Temp.

Storage temperature range……………………….......-55°C to +150°C

Input/output voltage……………….……………..……….-1.0 V to 4.6 V

Power supply voltage……………..……….…………....-1.0 V to 4.6 V

Power dissipation………………………………...…………………....1W

Data out current (short circuit)……………….….……………...50mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram

x16 Configuration

Signal Pin Description

Pin	Type	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode or the Self Refresh mode.
$\overline{CS}$	Input	Pulse	Active Low	$\overline{CS}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}, \overline{CAS}, \overline{WE}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{CAS}$, $\overline{RAS}$, and $\overline{WE}$ define the command to be executed by the SDRAM.
A0 - A11	Input	Level	-	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled at the rising clock edge.CAn depends from the SDRAM organization: • 4M x 16 SDRAM CA0–CA7. In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will BA0 and BA1 are used to define which bank to precharge.
BA0, BA1	Input	Level	-	Selects which bank is to be active.
DQx	Input Output	Level	-	Data Input/Output pins operate in the same manner as on conventional DRAMs.
LDQM, UDQM	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
V_{DD}, V_{SS}	Supply	-	-	Power and ground for the input buffers and the core logic.
V_{DDQ}, V_{SSQ}	Supply	-	-	Isolated power supply and ground for the output buffers to provide improved noise immunity.

Operation Definition

All of SDRAM operations are defined by states of control signals $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ and DQM at the positive edge of the clock. The following list shows the truth table for the operation commands.

Command	State	CKE$_{n-1}$	CKE$_n$	DQM	BA0,1	A10	A0-9,11	CS#	RAS#	CAS#	WE#
BankActivate	Idle[3]	H	X	X	V	Row address		L	L	H	H
BankPrecharge	Any	H	X	X	V	L	X	L	L	H	L
PrechargeAll	Any	H	X	X	X	H	X	L	L	H	L
Write	Active[3]	H	X	V	V	L	Column address (A0 ~ A7)	L	H	L	L
Write and AutoPrecharge	Active[3]	H	X	V	V	H		L	H	L	L
Read	Active[3]	H	X	V	V	L	Column address (A0 ~ A7)	L	H	L	H
Read and Autoprecharge	Active[3]	H	X	V	V	H		L	H	L	H
(Extended) Mode Register Set	Idle	H	X	X	OP code			L	L	L	L
No-Operation	Any	H	X	X	X	X	X	L	H	H	H
Burst Stop	Active[4]	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
AutoRefresh	Idle	H	H	X	X	X	X	L	L	L	H
SelfRefresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
SelfRefresh Exit	Idle (SelfRefresh)	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Clock Suspend Mode Entry	Active	H	L	X	X	X	X	H	X	X	X
								L	V	V	V
Power Down Mode Entry	Any[5]	H	L	X	X	X	X	H	X	X	X
								L	H	H	H
Clock Suspend Mode Exit	Active	L	H	X	X	X	X	X	X	X	X
Power Down Mode Exit	Any (PowerDown)	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Data Write/Output Enable	Active	H	X	L	X	X	X	X	X	X	X
Data Mask/Output Disable	Active	H	X	H	X	X	X	X	X	X	X

Note:
1. V=Valid, X=Don't Care L=Low level H=High level
2. CKE$_n$ signal is input level when commands are provided.
   CKE$_{n-1}$ signal is input level one clock cycle before the commands are provided.
3. These are states of bank designated by BA signal.
4. Device state is 1, 2, 4, 8, and full page burst operation.
5. Power Down Mode can not enter in the burst operation.
   When this command is asserted in the burst cycle. device state is clock suspend mode.

Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed V_{DD}+0.3 V on any of the input pins or V_{DD} supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 us is required followed by a precharge of both banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of two Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

The Mode register designates the operation mode at the read or write cycle. This register is di- vided into 4 fields. A Burst Length Field to set the length of the burst, an Addressing Selection bit to program the column access sequence in a burst cy- cle (interleaved or sequential), a $\overline{CAS}$ Latency Field to set the access time at clock cycle and a Operation mode field to differentiate between normal op- eration (Burst read and burst Write) and a special Burst Read and Single Write mode. The mode set operation must be done before any activate com- mand after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation.

After the mode register is set, a Standby or NOP command is re- quired. Low signals of $\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$ at the positive edge of the clock activate the mode set op- eration. Address input data at this timing defines pa- rameters to be set as shown in the previous table.

Read and Write Operation

When $\overline{RAS}$ is low and both $\overline{CAS}$ and $\overline{WE}$ are high at the positive edge of the clock, a $\overline{RAS}$ cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A $\overline{CAS}$ cycle is triggered by setting $\overline{RAS}$ high and $\overline{CAS}$ low at a clock timing after a necessary delay, t_{RCD}, from the $\overline{RAS}$ timing. $\overline{WE}$ is used to define either a read ($\overline{WE}$ = H) or a write ($\overline{WE}$ = L) at this stage. SDRAM provides a wide variety of fast access modes. In a single $\overline{CAS}$ cycle, serial data read or write operations are allowed at up to a 166 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column address- es are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the $\overline{CAS}$ timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first ad- dress is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using sequential burst type. Full Page burst operation does not terminate once the burst length has been reached. (At the end of the page, it will wrap to the start address and continue.) In other words, unlike burst length of 2, 4, and 8, full page burst continues until it is terminated using another command.

Address Input for Mode Set (Mode Register Operation)

BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
RFU*	0	RFU*		WBL	Test Mode		CAS Latency			BT	Burst Length		

A9	Write Burst Length
0	Burst
1	Single Bit

A8	A7	Test Mode
0	0	Normal
1	0	Vendor Use Only
0	1	Vendor Use Only

A3	Burst Type
0	Sequential
1	Interleave

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
All other Reserved			

A2	A1	A0	Burst Length
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	1	1	Full Page (Sequential)
All other Reserved			

*Note: RFU (Reserved for future use) should stay "0" during MRS cycle.

Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the $\overline{RAS}$ cycle latches the sense amplifiers. The maximum t_{RAS} or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycles is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies with an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be done between different pages.

Burst Length and Sequence

Burst Length	Starting Address (A2 A1 A0)	Sequential Burst Addressing (decimal)								Interleave Burst Addressing (decimal)							
2	xx0	0, 1								0, 1							
	xx1	1, 0								1, 0							
4	x00	0, 1, 2, 3								0, 1, 2, 3							
	x01	1, 2, 3, 0								1, 0, 3, 2							
	x10	2, 3, 0, 1								2, 3, 0, 1							
	x11	3, 0, 1, 2								3, 2, 1, 0							
8	000	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	001	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
	010	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
	011	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
	100	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
	101	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
	110	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
	111	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0
Full Page	nnn	Cn, Cn+1, Cn+2....								not supported							

Refresh Mode

SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the $\overline{CAS}$ - before - $\overline{RAS}$ refresh of conventional DRAMs. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.

The chip enters the Auto Refresh mode, when $\overline{RAS}$ and $\overline{CAS}$ are held low and CKE and $\overline{WE}$ are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum t_{RC} time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-chip timer and the Self Refresh mode is available. It enters the mode when $\overline{RAS}$, $\overline{CAS}$, and CKE are low and $\overline{WE}$ is high at a clock timing. All of external control signals including the clock are dis- abled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one t_{RC} delay is required prior to any access command.

DQM Function

DQM has two functions for data I/O read and write operations. During reads, when it turns to "high" at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Power Down

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay (t_{RP}) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (t_{REF}) of the device. Exit from this mode is performed by taking CKE "high". One clock delay is required for mode entry and exit.

Auto Precharge

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the $\overline{CAS}$ timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the **Read with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation one clock before the last data out for $\overline{CAS}$ latencies 2, two clocks for $\overline{CAS}$ latencies 3 and three clocks for $\overline{CAS}$ latencies 4. If CA10 is high when a Write Command is issued, the **Write with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to t_{WR} (Write recovery time) after the last data in. **Auto-Precharge** does not apply to full-page burst mode.

Precharge Command

There is also a separate precharge command available. When $\overline{RAS}$ and $\overline{WE}$ are low and $\overline{CAS}$ is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for $\overline{CAS}$ latency = 2, two clocks before the last data out for $\overline{CAS}$ latency = 3. Writes require a time delay twr from the last data out to apply the precharge command. A full-page burst may be truncated with a Precharge command to the same bank.

Bank Selection by Address Bits:

A10	BA0	BA1	
0	0	0	Bank 0
0	0	1	Bank 1
0	1	0	Bank 2
0	1	1	Bank 3
1	X	X	All Banks

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid I/O contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the I/O pins before the Burst Stop Command is registered will be written to the memory. The full-page burst is used in conjunction with Burst Terminate Command to generate arbitrary burst lengths.

Recommended D.C. Operating Conditions

V_{SS} = 0 V; V_{DD}, V_{DDQ} = 3.3 V ± 0.3 V

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Input high voltage	V_{IH}	2.0	V_{DD} + 0.3	V	1,2
Input low voltage	V_{IL}	-0.3	0.8	V	1,2
Output high voltage (I_{OUT} = – 4.0 mA)	V_{OH}	2.4	-	V	
Output low voltage (I_{OUT} = 4.0 mA)	V_{OL}	-	0.4	V	
Input leakage current, any input (0 V < V_{IN} < 3.6 V, all other pins = 0 V)	$I_{I(L)}$	-10	10	uA	
Output leakage current (DQ is disabled, 0 V < V_{OUT} < V_{DD})	$I_{O(L)}$	-10	10	uA	

Notes:

1. All voltages are referenced to V_{SS}.

2. V_{IH} may overshoot to V_{DD} + 2.0 V for pulse width of < 4ns with 3.3V. V_{IL} may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3 V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

Operating Currents

V_{DD} = 3.3 V ± 0.3 V (Recommended Operating Conditions unless otherwise noted)

Symbol	Parameter & Test Condition	Max.		Unit	Notes
		-6	-7		
I_{DD1}	Operating Current t_{RC} ≥ t_{RC} (min), Outputs Open One bank active	50	45	mA	1
I_{DD2P}	Precharge Standby Current in power down mode t_{CK} = 15ns, CKE ≤ V_{IL} (max)	2	2	mA	
I_{DD2PS}	Precharge Standby Current in power down mode t_{CK} = ∞, CKE ≤ V_{IL} (max)	2	2	mA	
I_{DD2N}	Precharge Standby Current in non-power down mode t_{CK} = 15ns, CS# ≥ V_{IH} (min), CKE ≥ V_{IH} Input signals are changed every 2clks	25	25	mA	
I_{DD2NS}	Precharge Standby Current in non-power down mode t_{CK} = ∞, CLK ≤ V_{IL} (max), CKE ≥ V_{IH}	12	12	mA	
I_{DD3NS}	Active Standby Current in non-power down mode CKE ≥ V_{IH} (min), CLK ≤ V_{IL} (max), t_{CK} = ∞	25	25	mA	
I_{DD3N}	Active Standby Current in non-power down mode t_{CK} = 15ns, CKE ≥ V_{IH} (min), CS# ≥ V_{IH} (min) Input signals are changed every 2clks	30	30	mA	
I_{DD4}	Operating Current (Burst mode) t_{CK} = t_{CK} (min), Outputs Open, Multi-bank interleave	75	70	mA	1,2
I_{DD5}	Refresh Current t_{RC} ≥ t_{RC} (min)	60	55	mA	1
I_{DD6}	Self-Refresh Current CKE ≤ 0.2V; for other inputs V_{IH}≧VDD - 0.2V, V_{IL} ≤ 0.2V	2	2	mA	

Notes:

1. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC}. Input signals are changed one time during t_{CK}.

2. These parameters depend on output loading. Specified values are obtained with output open.

AC Characteristics

V_{SS} = 0 V; V_{DD} = 3.3 V ± 0.3 V

#	Symbol	Parameter	Limit Values				Unit	Notes
			-6		-7			
			Min.	Max.	Min.	Max.		
1	t_{CK}	Clock Cycle Time $\overline{CAS}$ Latency = 2 $\overline{CAS}$ Latency = 3	9 6	- -	10 7	- -	ns	
2	t_{CK}	Clock Frequency $\overline{CAS}$ Latency = 2 $\overline{CAS}$ Latency = 3	- -	110 166	- -	100 143	MHz	
3	t_{AC}	Access Time from Clock $\overline{CAS}$ Latency = 2 $\overline{CAS}$ Latency = 3	- -	6 5	- -	6 5.4	ns	2,3
4	t_{RCD}	Row to Column Delay Time	18	-	21	-	ns	5
5	t_{RP}	Row Precharge Time	18	-	21	-	ns	5
6	t_{RAS}	Row Active Time	42	100K	42	100K	ns	5
7	t_{RC}	Row Cycle Time	60	-	63	-	ns	5
8	t_{RRD}	Activate(a) to Activate(b) Command Period	12	-	14	-	ns	5
9	t_{CCD}	$\overline{CAS}$ (a) to $\overline{CAS}$ (b) Command Period	1	-	1	-	ns	
10	t_{OH}	Data Out Hold Time	2.5	-	2.5	-	ns	2
11	t_{LZ}	Data Out to Low Impedance Time	0	-	0	-	ns	
12	t_{HZ}	Data Out to High Impedance Time	-	5.4	-	5.4	ns	6
13	t_{WR}	Write Recovery Time	2	-	2	-	ns	
14	t_{IS}	Data/Address/Control Input set-up time	1.5	-	1.5	-	ns	
15	t_{IH}	Data/Address/Control Input hold time	0.8	-	0.8	-	ns	
16	t_{PDE}	Power Down Exit set-up time	t_{IS} + t_{CK}	-	t_{IS} + t_{CK}	-	ns	
17	t_{REFI}	Refresh Interval Time	-	15.6	-	15.6	ns	
18	t_{XSR}	Exit Self Refresh to any command	t_{IS} + t_{RC}	-	t_{IS} + t_{RC}	-	ns	

Notes:

1. For proper power-up see the operation section of this data sheet.

2. AC timing tests have V_{IL} = 0.4V and V_{IH} = 2.4V with the timing referenced to the 1.4 V crossover point. The transition time is measured between V_{IH} and V_{IL}. All AC measurements assume t_T = 1ns with the AC output load circuit shown in Figure 1.

Figure 1

3. If clock rising time is longer than 1 ns, a time ($t_T/2 - 0.5$) ns has to be added to this parameter.

4. If t_T is longer than 1 ns, a time ($t_T - 1$) ns has to be added to this parameter.

5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:

The number of clock cycle = specified value of timing period (counted in fractions as a whole number)

Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to t_{RC} is satisfied once the Self Refresh Exit command is registered.

6. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.

Timing Diagrams

Timing Diagrams (Cont'd)

15. Random Column Read (Page within same Bank)

    15.1 $\overline{CAS}$ Latency = 2
    15.2 $\overline{CAS}$ Latency = 3

16. Random Column Write (Page within same Bank)

    16.1 $\overline{CAS}$ Latency = 2
    16.2 $\overline{CAS}$ Latency = 3

17. Random Row Read (Interleaving Banks) with Precharge

    17.1 $\overline{CAS}$ Latency = 2
    17.2 $\overline{CAS}$ Latency = 3

18. Random Row Write (Interleaving Banks) with Precharge

    18.1 $\overline{CAS}$ Latency = 2
    18.2 $\overline{CAS}$ Latency = 3

19. Precharge Termination of a Burst

    19.1 $\overline{CAS}$ Latency = 2
    19.2 $\overline{CAS}$ Latency = 3

20. Full Page Burst Operation

    20.1 Full Page Burst Read, $\overline{CAS}$ Latency = 2
    20.2 Full Page Burst Read, $\overline{CAS}$ Latency = 3

21. Full Page Burst Operation

    21.1 Full Page Burst Write, $\overline{CAS}$ Latency = 2
    21.2 Full Page Burst Write, $\overline{CAS}$ Latency = 3

1. Bank Activate Command Cycle

($\overline{CAS}$ latency = 3)

2. Burst Read Operation

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

3. Read Interrupted by a Read

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

4.1 Read to Write Interval

(Burst Length = 4, $\overline{CAS}$ latency = 3)

4.2 Minimum Read to Write Interval

(Burst Length = 4, $\overline{CAS}$ latency = 2)

	T0	T1	T2	T3	T4	T5	T6	T7	T8
COMMAND	NOP	WRITE A	READ B	NOP	NOP	NOP	NOP	NOP	NOP

$\overline{CAS}$ latency = 2
t_{CK2}, I/O's: DIN A_0 — don't care — DOUT B_0 — DOUT B_1 — DOUT B_2 — DOUT B_3

$\overline{CAS}$ latency = 3
t_{CK3}, I/O's: DIN A_0 — don't care — don't care — DOUT B_0 — DOUT B_1 — DOUT B_2 — DOUT B_3

Input data must be removed from the I/O's at least one clock cycle before the Read dataAPpears on the outputs to avoid data contention.

4.3 Non-Minimum Read to Write Interval

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8
COMMAND	NOP	READ A	NOP	NOP	READ A	NOP	WRITE B	NOP	NOP

DQM: t_{DQW}, t_{DQZ}

$\overline{CAS}$ latency = 2
t_{CK1}, I/O's: DOUT A_0 — DOUT A_1 — DIN B_0 — DIN B_1 — – DIN B_2

Must be Hi-Z before the Write Command

$\overline{CAS}$ latency = 3
t_{CK2}, I/O's: DOUT A_0 — DIN B_0 — DIN B_1 — – DIN B_2

▨ : "H" or "L"

5. Burst Write Operation

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

The first data element and the Write are registered on the same clock edge.

Extra data is ignored after termination of a Burst.

6.1 Write Interrupted by a Write

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

6.2 Write Interrupted by a Read

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

Input data must be removed from the I/O's at least one clock cycle before the Read dataAPpears on the outputs to avoid data contention.

7.1 Burst Write with Auto-Precharge

Burst Length = 2, $\overline{CAS}$ latency = 2, 3)

$*$ Begin Autoprecharge

Bank can be reactivated after trp

7.2 Burst Read with Auto-Precharge

Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

★ Begin Autoprecharge
Bank can be reactivated after t_{RP}

8.1 Termination of a Burst Read Operation

($\overline{CAS}$ latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8
CLK									
COMMAND	READ A	NOP	NOP	NOP	Burst Stop	NOP	NOP	NOP	NOP
$\overline{CAS}$ latency = 2 $t_{CK2,}$ I/O's			DOUT A_0	DOUT A_1	DOUT A_2	DOUT A_3			
$\overline{CAS}$ latency = 3 $t_{CK3,}$ I/O's				DOUT A_0	DOUT A_1	DOUT A_2	DOUT A_3		

8.2 Termination of a Burst Write Operation

($\overline{CAS}$ latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8
CLK									
COMMAND	NOP	WRITE A	NOP	NOP	Burst Stop	NOP	NOP	NOP	NOP
$\overline{CAS}$ latency = 2,3 I/O's		DIN A_0	DIN A_1	DIN A_2	don't care				

Input data for the Write is masked.

9.1 AC Parameters for Write Timing

Burst Length = 4, $\overline{CAS}$ Latency = 2

9.2 AC Parameters for Read Timing

Burst Length = 2, $\overline{CAS}$ Latency = 2

10. Mode Register Set

11. Power on Sequence and Auto Refresh (CBR)

12. Power Down Mode

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 2

13. Self Refresh (Entry and Exit)

14. Auto Refresh (CBR)

Burst Length = 4, $\overline{CAS}$ Latency = 2

15.1 Random Column Read (Page within same Bank) (1 of 2)

Burst Length = 4, $\overline{CAS}$ Latency = 2

15.2 Random Column Read (Page within same Bank) (2 of 2)

16.1 Random Column Write (Page within same Bank) (1 of 2)

Burst Length = 4, $\overline{CAS}$ Latency = 2

16.2 Random Column Write (Page within same Bank) (2 of 2)

Burst Length = 4, $\overline{CAS}$ Latency = 3

17.1 Random Row Read (Interleaving Banks) (1 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 2

17.2 Random Row Read (Interleaving Banks) (2 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 3

18.1 Random Row Write (Interleaving Banks) (1 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 2

18.2 Random Row Write (Interleaving Banks) (2 of 2)

Burst Length = 8, $\overline{CAS}$ Latency = 3

19.1 Precharge Termination of a Burst (1 of 2)

Burst Length = 8, CAS Latency = 2

19.2 Precharge Termination of a Burst (2 of 2)

Burst Length = 4, 8, $\overline{CAS}$ Latency = 3

20.1 Full Page Read Cycle (1 of 2)

Burst Length = Full Page, $\overline{CAS}$ Latency = 2

20.2 Full Page Read Cycle (2 of 2)

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 3

21.1 Full Page Write Cycle (1 of 2)

Burst Length = Full Page, $\overline{CAS}$ Latency = 2

21.2 Full Page Write Cycle (2 of 2)

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 3

Complete List of Operation Commands

SDRAM Function Truth Table

CURRENT STATE[1]	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BS	Addr	ACTION
Idle	H	X	X	X	X	X	NOP or Power Down
	L	H	H	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	X	BS	X	ILLEGAL[2]
	L	L	H	H	BS	RA	Row (&Bank) Active; Latch Row Address
	L	L	H	L	BS	AP	NOP[4]
	L	L	L	H	X	X	Auto-Refresh or Self-Refresh[5]
	L	L	L	L	Op-	Code	Mode reg. Access[5]
Row Active	H	X	X	X	X	X	NOP
	L	H	H	X	X	X	NOP
	L	H	L	H	BS	CA,AP	Begin Read; Latch CA; DetermineAP Begin Write; Latch CA;
	L	H	L	L	BS	CA,AP	DetermineAP
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	Precharge
	L	L	L	X	X	X	ILLEGAL
Read	H	X	X	X	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	H	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	L	BS	X	Burst Stop Command > Row Active
	L	H	L	H	BS	CA,AP	Term Burst, New Read, DetermineAP[3]
	L	H	L	L	BS	CA,AP	Term Burst, Start Write, DetermineAP[3]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	Term Burst, Precharge
	L	L	L	X	X	X	ILLEGAL
Write	H	X	X	X	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	H	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	L	BS	X	Burst Stop Command > Row Active
	L	H	L	H	BS	CA,AP	Term Burst, Start Read, DetermineAP[3]
	L	H	L	L	BS	CA,AP	Term Burst, New Write, DetermineAP[3]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	Term Burst, Precharge[3]
	L	L	L	X	X	X	ILLEGAL
Read with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	H	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	H	BS	X	ILLEGAL[2]
	L	H	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	ILLEGAL[2]
	L	L	L	X	X	X	ILLEGAL

SDRAM Function Truth Table (continued)

CURRENT STATE[1]	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BS	Addr	ACTION
Write with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	H	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	H	BS	X	ILLEGAL[2]
	L	H	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	ILLEGAL[2]
	L	L	L	X	X	X	ILLEGAL
Precharging	H	X	X	X	X	X	NOP;> Idle after tRP
	L	H	H	H	X	X	NOP;> Idle after Trp
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	X	BS	X	ILLEGAL[2]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	NOP[4]
	L	L	L	X	X	X	ILLEGAL
Row Activating	H	X	X	X	X	X	NOP;> Row Active after tRCD
	L	H	H	H	X	X	NOP;> Row Active after tRCD
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	X	BS	X	ILLEGAL[2]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	ILLEGAL[2]
	L	L	L	X	X	X	ILLEGAL
Write Recovering	H	X	X	X	X	X	NOP
	L	H	H	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL[2]
	L	H	L	X	BS	X	ILLEGAL[2]
	L	L	H	H	BS	X	ILLEGAL[2]
	L	L	H	L	BS	AP	ILLEGAL[2]
	L	L	L	X	X	X	ILLEGAL
Refreshing	H	X	X	X	X	X	NOP;> Idle after tRC
	L	H	H	H	X	X	NOP;> Idle after tRC
	L	H	H	L	X	X	ILLEGAL
	L	H	L	X	X	X	ILLEGAL
	L	L	H	X	X	X	ILLEGAL
	L	L	L	X	X	X	ILLEGAL
Mode Register Accessing	H	X	X	X	X	X	NOP
	L	H	H	H	X	X	NOP
	L	H	H	L	X	X	ILLEGAL
	L	H	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	ILLEGAL

Clock Enable (CKE) Truth Table

STATE(n)	CKE n-1	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Addr	ACTION
Self-Refresh[6]	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	EXIT Self-Refresh, Idle after tRC
	L	H	L	H	H	H	X	EXIT Self-Refresh, Idle after tRC
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)
Power-Down	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	EXIT Power-Down, > Idle.
	L	H	L	H	H	H	X	EXIT Power-Down, > Idle.
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	H	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Low-Power Mode)
All Banks Idle[7]	H	H	X	X	X	X	X	Refer to the function truth table
	H	L	H	X	X	X	X	Enter Power- Down
	H	L	L	H	H	H	X	Enter Power- Down
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	H	X	X	ILLEGAL
	H	L	L	L	L	H	X	Enter Self-Refresh
	H	L	L	L	L	L	X	ILLEGAL
	L	L	X	X	X	X	X	NOP

Abbreviations:

|		
RA = Row Address of Bank A	CA = Column Address of Bank A	BS = Bank Address
RB = Row Address of Bank B	CB = Column Address of Bank B	AP = Auto Precharge
RC = Row Address of Bank C	CC = Column Address of Bank C	
RD = Row Address of Bank D	CD = Column Address of Bank D	

Notes for SDRAM function truth table:

1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.

2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.

3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.

4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (and AP).

5. Illegal if any bank is not Idle.

6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.

7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.

8. Must be legal command as defined in the SDRAM function truth table.

Package Diagram (x16)

54-Pin Plastic TSOP-II

Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	---	---	0.047	---	---	1.2
A1	0.002	---	0.008	0.05	---	0.2
A2	0.035	0.039	0.043	0.9	1.0	1.1
B	0.01	0.014	0.018	0.25	0.35	0.45
C	0.004	0.006	0.008	0.12	0.165	0.21
D	0.87	0.875	0.88	22.09	22.22	22.35
E	0.395	0.400	0.405	10.03	10.16	10.29
e	---	0.031	---	---	0.8	---
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.02	0.024	0.4	0.5	0.6
L1		0.032	---	---	0.84	---
S	---	0.028	---	---	0.71	---
y	---	---	0.004	---	---	0.1
θ	0°	---	8°	0°	---	8°

Package Diagram (x16)

54-Ball Fine Pitch Ball Grid Array Outline

TOP View

Bottom View

Side View

DETAIL : "A"

| Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	--	--	0.047	--	--	1.20
A1	0.010	0.012	0.014	0.25	0.30	0.35
A2	--	0.033	--	--	0.85	--
D	0.311	0.315	0.319	7.90	8.00	8.10
E	0.311	0.315	0.319	7.90	8.00	8.10
D1	--	0.252	--	--	6.40	--
E1	--	0.252	--	--	6.40	--
e	--	0.031	--	--	0.80	--
b	0.016	0.018	0.020	0.40	0.45	0.50
F	--	0.126	--	--	3.20	--

Package Diagram (x16)

60-Ball Fine Pitch Ball Grid Array Outline

Symbol	Dimension in inch			Dimension in mm		
	Min	Nom	Max	Min	Nom	Max
A	--	--	0.039	--	--	1.00
A1	0.008	0.010	0.120	0.20	0.25	0.30
A2	0.024	0.026	0.028	0.61	0.66	0.71
c	0.007	0.008	0.010	0.17	0.21	0.25
D	0.248	0.252	0.256	6.30	6.40	6.50
E	0.394	0.398	0.402	10.00	10.10	10.20
D1	--	0.154	--	--	3.90	--
E1	--	0.358	--	--	9.10	--
e	--	0.026	--	--	0.65	--
b	0.012	0.014	0.016	0.30	0.35	0.40
F	--	0.102	--	--	2.60	--

Revision History

Rev.	History	Release Date	Remarks
0.1	Initial release	Sep. 2016	
0.2	Add TSOP package information	Nov. 2016	
0.3	Add Industrial Temperature information	Sep. 2017	
0.4	Add 60-ball BGA information	Sep. 2017	
0.5	1. Amend the V_{DD} and V_{DDQ} voltage information on Pin Name table (P3, P4 and P5) 2. Change the Pin names of V_{CC} and V_{CCQ} to V_{DD} and V_{DDQ} respectively	Nov. 2018	
1.0	Formal release	May 2019	
2.0	1. Correct the pin assignment for 54-ball FBGA 2. Update the format of Datasheet	Jul. 2022	