

<blank>

ECC DRAM

IME1G(08/16)D1CE(T/B) 1Gbit DDR SDRAM with integrated ECC error correction

4 Bank x32Mbit x8 4 Bank x16Mbit x16

	-5	-6	-75
	DDR400	DDR333	DDR266
min Clock Cycle Time (tCK2)	7.5ns	7.5ns	7.5ns
min Clock Cycle Time (t _{CK2.5})	6ns	6ns	7.5ns
min Clock Cycle Time (tCK3)	5ns	6ns	7.5ns
System Frequency (fCK max)	200 MHz	166 MHz	133MHz

Features

- High speed data transfer rates with system frequency up to 200MHz
- Data Mask for Write Control
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency: 2, 2.5, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:
 - 2, 4, 8 for Sequential Type
 - 2, 4, 8 for Interleave Type
- Automatic and Controlled Precharge Command
- Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 8192 cycles/64 ms
- Available in 60 Ball FBGA and 66 Pin TSOP II
- SSTL-2 Compatible I/Os
- Double Data Rate (DDR)
- Bidirectional Data Strobe (DQS) for input and output data, active on both edges
- On-Chip DLL aligns DQ and DQs transitions with CK transitions
- Differential clock inputs CK and CK
- $VDD = 2.5V \pm 0.2V$, $VDDQ = 2.5V \pm 0.2V$
- tRAS lockout supported
- Concurrent auto precharge option is supported
- Refresh cycles
 - Average refresh period

Industrial: 7.8 µs at -40°C ≤ Ta ≤ +85°C

High Temperature: 7.8 µs at -40°C ≤ Ta ≤ +105°C

X-Temp of Extreme Temperature:

7.8 µs at -40°C ≤ Ta ≤ +125°C

Y-Temp of Extreme Temperature:

7.8 µs at Tc ≤ +105°C

 $3.9 \, \mu s$ at $Tc > +105 \, ^{\circ}C$

- * Min/Max temperature value depends on the temperature range of the specific device
- Operating temperature range
 - Industrial Ta = -40°C to +85°C
 - High Temperature
 - $Ta = -40^{\circ}C \text{ to } +105^{\circ}C, Tc(max) = +115^{\circ}C$
 - X-Temp and Y-Temp of Extreme Temperature Ta = -40°C to +125°C, Tc(max) = +135°C
 - *Tc and Ta must not exceed the maximum operating temperature

Option	Marking
Configuration	

• 128Mx8 (4Bank x32Mbit x8)	1G08
 64Mx16 (4Bank x16Mbit x16) 	1G16
- Package	
66-pin TSOP	Т
• 60-ball FBGA (10mm x 12mm)	В

Leaded/Lead-free

Lead-free/RoHS	G
- Speed/Cycle Time	
• 7.5ns @ CL2 (DDR-266)	-75
• 6ns @ CL2.5 (DDR-333)	-6
• 5ns @ CL3 (DDR-400)	-5

Temperature

Lead

F : 1000 : 10500 T (T 10500)	
 High -40°C to 105°C Ta (Tcase max 115°C) 	Н
 Industrial -40°C to 85°C Ta 	- 1

•Extreme -40°C to 125°C Ta (Tcase max 135°C) X, Y

Automotive Grade

Non-AutomotiveAutomotive AEC-Q100A

* Possible combinations: IA = AEC-Q100 Grade 3, HA = AEC-Q100 Grade 2, XA/YA = AEC-Q100 Grade 1

Example Part Number: IME1G08D1CEBG-75XA

Description

The IME1G(08/16)D1CE(T/B) is a four bank DDR DRAM organized as 4 banks x 32Mbit x 8 (1G08), 4 banks x 16Mbit x 16 (1G16).

The IME1G(08/16)D1CE(T/B) achieves high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, circuits are synchronized with the positive edge of an externally supplied clock. I/O transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, $\overline{\text{CAS}}$ latency and speed grade of the device.

IME1G(08/16)D1CE(T/B)







Special Features(ECC - Functionality)

- Embedded error correction code (ECC) functionality corrects single bit errors within each 64 bit memory-word.
- The error correction is performed automatically inside the ECC DRAM device.
- Parity data is generated by an internal ECC logic and then stored in additional, dedicated memory space
- Fully compatible to JEDEC standard DRAM operation and timings
- JEDEC compliant FBGA package (drop in replacement)

ECC - Functionality / Challenges and Achievements

During the production test, the ECC DRAMs are verified to pass extensive burn-in, core-function and speed tests throughout the complete memory array, including the memory-space for the parity-data. Only when every single memory cell has passed these tests, the ECC function is switched on by hardware and the products get shipped. With the ECC function activated, customers will have unparalleled functionality and quality.

Embedded ECC functionality

Intelligent Memory ECC DRAMs are JEDEC compliant components with integrated error-correction. The internal logic automatically detects and corrects single-bit-errors "on the fly" without any delays or additional latencies compared to conventional DRAM components. ECC DRAMs have additional memory-space to store the ECC-check-bits. Internally, the ECC DRAM works with a 72 bit wide buffer. When writing to the DRAM, an additional 8 ECC check-bits are being generated per each 64 bit data-word. Upon a Read-command, the whole 64+8 bit word is transferred to the buffer and automatically corrected by an ECC Hamming Code (72, 64). The corrected data is then applied to the DQ lines of the ECC DRAM in bit-widths of 4, 8, 16 or 32 bit, depending on the organization of the device.

The ECC algorithm is able to detect and correct one bit-error per 64+8 bit data-word. A 1 Gigabit ECC DRAM component has 16,777,216 data-words of 64 Bits. In each of these data-words, one single-bit error could be corrected, resulting in approximately 16 million times higher reliability of ECC DRAM compared to a conventional DRAM with similar capacity.

Note: If Burst Length x DRAM-I/O-width < 64 bit during a Write-command, the ECC-functionality is limited. Please contact Intelligent Memory for further details.

Comparison to conventional ECC implementation

ECC error correction is very common on high end industrial applications and servers. It normally requires an ECC-capable memory-controller which has an extra-wide data-bus with for example 72 bits (64 data-bits + 8 check-bits). The memory controller generates the required additional check-bits for the data and writes the extra wide data-word to the memory. Upon a Read-command, the memory controller will verify the data-integrity of the data-word + check-bits and performs the correction algorithm. Performing this algorithm affects the systems performance. In addition to the requirement for an ECC-capable memory controller, the conventional way of ECC correction requires multiple DRAMs to be accessed in parallel to achieve the extra-wide bit-width. On Server-memory-modules, for example, 18 DRAM-components with 4 data-lines each are put in parallel to reach the total 72 bit extra-wide data-bus.

With IM ECC DRAM, the check-bit-generation, verification and correction is performed inside the memory device. Every single ECC DRAM

performs the error correction by itself, thus it does not require ECC-capable processors/controllers nor any wide data-bus between the controller and the DRAM. Because the ECC DRAM components are JEDEC compliant, they are drop-in replacements to conventional DRAM-memory. Any existing application that is currently built with conventional DRAM can be equipped with error-correction functionality. Note that, if a standard 64 bit memory-module is built using ECC DRAMs, the depth of error-correction is deeper than on 72 bit ECC memory module as each DRAM component on the module performs its own ECC correction-algorithm.







Why is ECC error correction important?

Numerous analyzes and field-studies have proven DRAM single-bit errors to be the root cause of system-malfunctions or data-corruptions.

According to the field-study by the University Of Toronto called "DRAM Errors In The Wild – A Large-Scale field study", 25000 to 70000 ECC correctable single-bit errors occur per Megabit of DRAM within 1 billion hours of operation.

While not every single bit error causes a system crash, the application-software may become unstable or important data can be altered and the wrong data can pass through to external media, resulting in unrecoverable data-errors.

While all DRAMs are factory-tested by long burn-in-testing and effective functional and speed testing with different patterns and voltage variations, single-bit errors are technically not avoidable.

The effects are typically transient and difficult-to-repeat single data-bit flips. Many of these single-bit errors appear only under heavy stress or longer time of use of the DRAM, resulting as random system malfunctions or data-corruptions of the application. After a reset, the systems work again until the next occurrence of a single bit error reappears. It is difficult to prove a defect, as it is only a random effect which shows up in different ways at unknown times.

ECC corrects the output, but not the content of the Memory Array. For maximum stability we recommend to do periodical "scrubbing" (read and overwrite)

Possible root-causes for single-bit errors

DRAM cells consist of capacitors holding an electric charge which defines if the memory-cell contains a logical 0 or a 1. These capacitor-cells are switched by transistors.

With the trend to smaller process technologies, higher speeds and lower supply-voltages, DRAM memory cells become more sensitive to noise on the signals, electromagnetic fields, cosmic rays or particle radiation. Also power peaks and variations in the signal-timing can cause single-bit errors.


Furthermore, depending on the age and intensity of use of those DRAM components, memory-cells suffer from various degrees of degradation. The isolation of the capacitors gets reduced and leakage increases, leading to lower data-retention-times of some cells. As data-retention times approach the refresh-times, data-bit tend to sometimes show up an incorrect binary value. The effects often appear only with certain data-patterns, at specific temperatures or at high data-traffic to the DRAM. The cell gets "weak", but the errors in the cell are not easily repeatable as they are not permanent.

There is no way to improve the DRAM technology itself, except by going back to larger processes, lower speeds and higher voltages. Pre-Testing the DRAMs longer, with more stress and wider guard bands, or even with automotive certified screening-processes does not fully protect from the risk of single-bit errors.

The only practical way to avoid single-bit errors is to use error correction algorithms such as ECC.



Part Number Information




1Gb DDR SDRAM Addressing


i do BBH GBH, im / taarooomg				
Configuration	128Mb x 8	64Mb x 16		
# of Bank	4	4		
Bank Address	BA0 ~ BA1	BA0 ~ BA1		
Auto precharge	A10/AP	A10/AP		
Row Address	A0 ~ A13	A0 ~ A13		
Column Address	A0 ~ A9, A11	A0 ~ A9		




60-Ball FBGA PIN OUT



X8 Device Ball Pattern



X16 Device Ball Pattern




TOP VIEW (See the ball through the package)





66 Pin Plastic TSOP-II PIN CONFIGURATION



Pin Names


Differential Clock Input
Clock Enable
Chip Select
Row Address Strobe
Column Address Strobe
Write Enable
Data Strobe (Bidirectional)
Address Inputs
Bank Select

DQ's	Data Input/Output
DM (UDM, LDM)	Data Mask
V_{DD}	Power
V _{SS}	Ground
V_{DDQ}	Power for I/O's
V_{SSQ}	Ground for I/O's
NC	Not connected
V _{REF}	Reference Voltage for Inputs




Block Diagram

128M x 8





Block Diagram



Absolute Maximum Ratings*

DQS

Strobe

Gen.

Operating temperature range	
	Ta: -40 to +105 °C, Tc(max): +115°C for High Temperature
	Ta: -40 to +125 °C, Tc(max): +135°C for Extreme Temperature
Storage temperature range	55 to 150 °C
V _{DD} Supply Voltage Relative to V _{SS}	1 V to +3.6 V
V _{DDQ} Supply Voltage Relative to V _{SS}	1 V to +3.6 V
VREF and Inputs Voltage Relative to V _{SS}	1 V to +3.6 V
I/O Pins Voltage Relative to V _{SS}	-0.5 V to V _{DDQ} +0.5 V
Power dissipation	TBC
Data out current (short circuit)	50 mA

Data Strobe

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





Signal Pin Description

Pin	Туре	Signal	Polarity	Function
CK, CK	Input	Pulse	Positive Edge	The system clock input. All inputs except DQs and DMs are sampled on the rising edge of CK.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low, thereby initiates either the Power Down mode, or the Self Refresh mode.
CS	Input	Pulse	Active Low	$\overline{\text{CS}}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS, WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the command to be executed by the SDRAM.
DQS	Input/ Output	Pulse	Active High	Active on both edges for data input and output. Center aligned to input data Edge aligned to output data
A ₀ - A ₁₃	Input	Level	_	During a Bank Activate command cycle, A_0 - A_{13} defines the row address (RA $_0$ -RA $_{13}$) when sampled at the rising clock edge. During a Read or Write command cycle, A_0 - A_n defines the column address (CA $_0$ -CA $_n$) when sampled at the rising clock edge. CAn depends on the SDRAM organization: 128M x 8 DDR CA $_n$ = CA $_9$, CA $_1$ 1 64M x 16 DDR CA $_n$ = CA $_9$ In addition to the column address, A_{10} (=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A_{10} is high, autoprecharge is selected and BA $_0$, BA $_1$ defines the bank to be precharged. If A_{10} is low, autoprecharge is disabled. During a Precharge command cycle, A_{10} (=AP) is used in conjunction with BA $_0$ and BA $_1$ to control which bank(s) to precharge. If A_{10} is high, all four banks will be precharged simultaneously regardless of state of BA $_0$ and BA $_1$.
BA ₀ , BA ₁	Input	Level	_	Selects which bank is to be active.
DQx	Input/ Output	Level	_	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DM, LDM, UDM	Input	Pulse	Active High	In Write mode, DM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if is high for x 16 LDM corresponds to data on DQ_0 - DQ_7 , UDM corresponds to data on DQ_8 - DQ_{15} .
V_{DD}, V_{SS}	Supply			Power and ground for the input buffers and the core logic.
V_{DDQ} V_{SSQ}	Supply	_	_	Isolated power supply and ground for the output buffers to provide improved noise immunity.
V_{REF}	Input	Level	_	SSTL Reference Voltage for Inputs




Functional Description

Power-Up Sequence

The following sequence is required for POWER UP.

- 1. Apply power and attempt to maintain CKE at a low state (all other inputs may be undefined.)
 - Apply V_{DD} before or at the same time as V_{DDQ} .
 - Apply V_{DDO} before or at the same time as V_{TT} & V_{RFF}.
- 2. Start clock and maintain stable condition for a minimum of 200us.
- 3. The minimum of 200us after stable power and clock (CLK, CLK), apply NOP & take CKE high.
- 4. Precharge all banks.
- 5. Issue EMRS to enable DLL. (To issue "DLL Enable" command, provide "Low" to A₀, "High" to BA₀ and "Low" to all of the rest address pins, A₁~A₁₃ and BA₁)
- 6. Issue a mode register set command for "DLL reset". The additional 200 cycles of clock input is required to lock the DLL. (To issue DLL reset command, provide "High" to A_8 and "Low" to BA_0)
- 7. Issue precharge commands for all banks of the device.
- 8. Issue 2 or more auto-refresh commands.
- 9. Issue a mode register set command to initialize device operation.

Note1 Every "DLL enable" command resets DLL. Therefore sequence 6 can be skipped during power up. Instead of it, the additional 200 cycles of clock input is required to lock the DLL after enabling DLL.



Extended Mode Register Set (EMRS)

The extended mode register stores the data for enabling or disabling DLL. The default value of the extended mode register is not defined, therefore the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} and high on BA $_0$ (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A $_0 \sim A_{13}$ and BA $_1$ in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A $_0$ is used for DLL enable or disable. "High" on BA $_0$ is used for EMRS. All the other address pins except A $_0$ and BA $_0$ must be set to low for proper EMRS operation. A $_1$ is used at EMRS to indicate I/O strength A $_1 = 0$ full strength, A $_1 = 1$ half strength. Refer to the table for specific codes.







Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs $\overline{\text{CAS}}$ latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for a variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA $_0$ (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register). The state of address pins A $_0 \sim A_{13}$ in the same cycle as $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA $_0$ low is written in the mode register. Two clock cycles are required to meet t_{MRD} spec. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A $_0 \sim A_2$, addressing mode uses A $_3$, $\overline{\text{CAS}}$ latency (read latency from column address) uses A $_4 \sim A_6$. A $_7$ is a Intelligent Memory specific test mode during production test. A $_8$ is used for DLL reset. A $_7$ must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and $\overline{\text{CAS}}$ latencies.


- 1. MRS can be issued only at all banks precharge state.
- 2. Minimum tRP is required to issue MRS command.







Mode Register Set Timing



Mode Register set (MRS) or Extended Mode Register Set (EMRS) can be issued only when all banks are in the idle state.

If a MRS command is issued to reset the DLL, then an additional 200 clocks must occur prior to issuing any new command to allow time for the DLL to lock onto the clock.

Burst Mode Operation

Burst Mode Operation is used to provide a constant flow of data to memory locations (Write cycle), or from memory locations (Read cycle). Two parameters define how the burst mode will operate: burst sequence and burst length. These parameters are programmable and are determined by address bits A_0 — A_3 during the Mode Register Set command. Burst type defines the sequence in which the burst data will be delivered or stored to the SDRAM. Two types of burst sequence are supported: sequential and interleave. The burst length controls the number of bits that will be output after a Read command, or the number of bits to be input after a Write command. The burst length can be programmed to values of 2, 4, or 8. See the Burst Length and Sequence table below for programming information.

Burst Length and Sequence


Burst Length	Starting Length (A ₂ , A ₁ , A ₀)	Sequential Mode	Interleave Mode
2	xx0	0, 1	0, 1
2	xx1	1, 0	1, 0
	x00	0, 1, 2, 3	0, 1, 2, 3
4	x01	1, 2, 3, 0	1, 0, 3, 2
4	x10	2, 3, 0, 1	2, 3, 0, 1
	x11	3, 0, 1, 2	3, 2, 1, 0
	000	0,1, 2, 3, 4, 5, 6, 7	0,1, 2, 3, 4, 5, 6, 7
	001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0



Bank Activate Command

The Bank Activate command is issued by holding \overline{CAS} and \overline{WE} high with \overline{CS} and \overline{RAS} low at the rising edge of the clock. The DDR SDRAM has four independent banks, so two Bank Select addresses (BA $_0$ and BA $_1$) are supported. The Bank Activate command must be applied before any Read or Write operation can be executed. The delay from the Bank Activate command to the first Read or Write command must meet or exceed the minimum \overline{RAS} to \overline{CAS} delay time (t $_{RCD}$ min). Once a bank has been activated, it must be precharged before another Bank Activate command can be applied to the same bank. The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time (t $_{RRD}$ min).

Bank Activation Timing



Read Operation


With the DLL enabled, all devices operating at the same frequency within a system are ensured to have the same timing relationship between DQ and DQS relative to the CK input regardless of device density, process variation, or technology generation.

The data strobe signal (DQS) is driven off chip simultaneously with the output data (DQ) during each read cycle. The same internal clock phase is used to drive both the output data and data strobe signal off chip to minimize skew between data strobe and output data. This internal clock phase is nominally aligned to the input differential clock (CK, \overline{CK}) by the on-chip DLL. Therefore, when the DLL is enabled and the clock frequency is within the specified range for proper DLL operation, the data strobe (DQS), output data (DQ), and the system clock (CK) are all nominally aligned.

Since the data strobe and output data are tightly coupled in the system, the data strobe signal may be delayed and used to latch the output data into the receiving device. The tolerance for skew between DQS and DQ (t_{DQSC}) is tighter than that possible for CK to DQ (t_{AC}) or DQS to CK (t_{DQSCK}).



Output Data (DQ) and Data Strobe (DQS) Timing Relative to the Clock (CK) During Read Cycles



The minimum time during which the output data (DQ) is valid is critical for the receiving device (i.e. a memory controller device). This also applies to the data strobe during the read cycle since it is tightly coupled to the output data. The minimum data output valid time (t_{DQ}) and minimum data strobe valid time (t_{DQ}) are derived from the minimum clock high/low time minus a margin for variation in data access and hold time due to DLL jitter and power supply noise.

Read Preamble and Postamble Operation

Prior to a burst of read data and given that the controller is not currently in burst read mode, the data strobe signal (DQS), must transition from Hi-Z to a valid logic low. The is referred to as the data strobe "read preamble" (t_{RPRE}). This transition from Hi-Z to logic low nominally happens one clock cycle prior to the first edge of valid data.


Once the burst of read data is concluded and given that no subsequent burst read operations are initiated, the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data strobe "read postamble" (t_{RPST}). This transition happens nominally one-half clock period after the last edge of valid data.

Consecutive or "gapless" burst read operations are possible from the same DDR SDRAM device with no requirement for a data strobe "read" preamble or postamble in between the groups of burst data. The data strobe read preamble is required before the DDR device drives the first output data off chip. Similarly, the data strobe postamble is initiated when the device stops driving DQ data at the termination of read burst cycles.


Datasheet version 3.1 14 IME1G(08/16)D1CE(T/B)



Data Strobe Preamble and Postamble Timings for DDR Read Cycles



Consecutive Burst Read Operation and Effects on the Data Strobe Preamble and Postamble





Precharge Operation

The Precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank (s) will be available for a subsequent row access a specified time (t_{RP}) after the precharge command is issued. Except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A_{10} determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA_0 , BA_1 select the bank. Otherwise BA_0 , BA_1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A Precharge command will be treated as NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.


Auto Precharge Operation

The Auto Precharge operation can be issued by having column address A_{10} high when a Read or Write command is issued. If A_{10} is low when a Read or Write command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. When the Auto Precharge command is activated, the active bank automatically begins to precharge at the earliest possible moment during the Read or Write cycle once $t_{RAS}(min)$ is satisfied. This device supports concurrent auto precharge if the command to the other bank does not interrupt the data transfer to the current bank.

Read with Auto Precharge

If a Read with Auto Precharge command is initiated, the DDR SDRAM will enter the precharge operation N-clock cycles measured from the last data of the burst read cycle where N is equal to the CAS latency programmed into the device. Once the autoprecharge operation has begun, the bank cannot be reactivated until the minimum precharge time (t_{RP}) has been satisfied.


Read with Autoprecharge Timing







Read with Autoprecharge Timing as a Function of CAS Latency






Precharge Timing During Read Operation

For the earliest possible Precharge command without interrupting a Read burst, the Precharge command may be issued on the rising clock edge which is $\overline{\text{CAS}}$ latency (CL) clock cycles before the end of the Read burst. A new Bank Activate (BA) command may be issued to the same bank after the $\overline{\text{RAS}}$ precharge time (t_{RP}). A Precharge command can not be issued until t_{RAS} (min) is satisfied.

Read with Precharge Timing as a Function of CAS Latency






Burst Stop Command

The Burst Stop command is valid only during burst read cycles and is initiated by having \overline{RAS} and \overline{CAS} high with \overline{CS} and \overline{WE} low at the rising edge of the clock. When the Burst Stop command is issued during a burst Read cycle, both the output data (DQ) and data strobe (DQS) go to a high impedance state after a delay (L_BST) equal to the CAS latency programmed into the device. If the Burst Stop command is issued during a burst Write cycle, the command will be treated as a NOP command.

Read Terminated by Burst Stop Command Timing






Read Interrupted by a Precharge

A Burst Read operation can be interrupted by a precharge of the same bank. The Precharge command to Output Disable latency is equivalent to the CAS latency.

Read Interrupted by a Precharge Timing



Burst Write Operation

The Burst Write command is issued by having $\overline{\text{CS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ low while holding $\overline{\text{RAS}}$ high at the rising edge of the clock. The address inputs determine the starting column address. The memory controller is required to provide an input data strobe (DQS) to the DDR SDRAM to strobe or latch the input data (DQ) and data mask (DM) into the device. During Write cycles, the data strobe applied to the DDR SDRAM is required to be nominally centered within the data (DQ) and data mask (DM) valid windows. The data strobe must be driven high nominally one clock after the write command has been registered. Timing parameters $t_{\text{DQSS}}(\text{min})$ and $t_{\text{DQSS}}(\text{max})$ define the allowable window when the data strobe must be driven high.


Input data for the first Burst Write cycle must be applied one clock cycle after the Write command is registered into the device (WL=1). The input data valid window is nominally centered around the midpoint of the data strobe signal. The data window is defined by DQ to DQS setup time (t_{QDQSS}) and DQ to DQS hold time (t_{QDQSH}). All data inputs must be supplied on each rising and falling edge of the data strobe until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.

Write Preamble and Postamble Operation

Prior to a burst of write data and given that the controller is not currently in burst write mode, the data strobe signal (DQS), must transition from Hi-Z to a valid logic low. This is referred to as the data strobe "write preamble". This transition from Hi-Z to logic low nominally happens on the falling edge of the clock after the write command has been registered by the device. The preamble is explicitly defined by a setup time $(t_{WPRES}(min))$ and hold time $(t_{WPREH}(min))$ referenced to the first falling edge of CK after the write command.



Burst Write Timing




Once the burst of write data is concluded and given that no subsequent burst write operations are initiated, the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data strobe "write postamble". This transition happens nominally one-half clock period after the last data of the burst cycle is latched into the device.



Write Interrupted by a Precharge

A Burst Write can be interrupted before completion of the burst by a Precharge command, with the only restriction being that the interval that separates the commands be at least one clock cycle.


Write Interrupted by a Precharge Timing



Write with Auto Precharge

If A10 is high when a Write command is issued, the Write with auto Precharge function is performed. Any new command to the same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping two (min.).

Write with Auto Precharge Timing






Precharge Timing During Write Operation

Precharge timing for Write operations in DRAMs requires enough time to satisfy the write recovery requirement. This is the time required by a DRAM sense amp to fully store the voltage level. For DDR SDRAMs, a timing parameter (t_{WR}) is used to indicate the required amount of time between the last valid write operation and a Precharge command to the same bank.

The "write recovery" operation begins on the rising clock edge after the last DQS edge that is used to strobe in the last valid write data. "Write recovery" is complete on the next 2nd rising clock edge that is used to strobe in the Precharge command.

Write with Precharge Timing








Data Mask Function

The DDR SDRAM has a Data Mask function that is used in conjunction with the Write cycle, but not the Read cycle. When the Data Mask is activated (DM high) during a Write operation, the Write is blocked (Mask to Data Latency = 0).

When issued, the Data Mask must be referenced to both the rising and falling edges of Data Strobe.

Data Mask Timing




Burst Interruption

Read Interrupted by a Read

A Burst Read can be interrupted before completion of the burst by issuing a new Read command to any bank. When the previous burst is interrupted, the remaining addresses are overridden with a full burst length starting with the new address. The data from the first Read command continues to appear on the outputs until the CAS latency from the interrupting Read command is satisfied. At this point, the data from the interrupting Read command appears on the bus. Read commands can be issued on each rising edge of the system clock. It is illegal to interrupt a Read with autoprecharge command with a Read command.

Read Interrupted by a Read Command Timing






Read Interrupted by a Write

To interrupt a Burst Read with a Write command, a Burst Stop command must be asserted to stop the burst read operation and 3-state the DQ bus. Additionally, control of the DQS bus must be turned around to allow the memory controller to drive the data strobe signal (DQS) into the DDR SDRAM for the write cycles. Once the Burst Stop command has been issued, a Write command can not be issued until a minimum delay or latency (L_{BST}) has been satisfied. This latency is measured from the Burst Stop command and is equivalent to the \overline{CAS} latency programmed into the mode register. In instances where \overline{CAS} latency is measured in half clock cycles, the minimum delay (L_{BST}) is rounded up to the next full clock cycle (i.e., if CL=2 then $L_{BST}=2$, if CL=2.5 then $L_{BST}=3$). It is illegal to interrupt a Read with autoprecharge command with a Write command.


Read Interrupted by Burst Stop Command Followed by a Write Command Timing



Write Interrupted by a Write

A Burst Write can be interrupted before completion by a new Write command to any bank. When the previous burst is interrupted, the remaining addresses are overridden with a full burst length starting with the new address. The data from the first Write command continues to be input into the device until the Write Latency of the interrupting Write command is satisfied (WL=1) At this point, the data from the interrupting Write command is input into the device. Write commands can be issued on each rising edge of the system clock. It is illegal to interrupt a Write with autoprecharge command with a Write command.

Write Interrupted by a Write Command Timing






Write Interrupted by a Read

A Burst Write can be interrupted by a Read command to any bank. If a burst write operation is interrupted prior to the end of the burst operation, then the last two pieces of input data prior to the Read command must be masked off with the data mask (DM) input pin to prevent invalid data from being written into the memory array. Any data that is present on the DQ pins coincident with or following the Read command will be masked off by the Read command and will not be written to the array. The memory controller must give up control of both the DQ bus and the DQS bus at least one clock cycle before the read data appears on the outputs in order to avoid contention. In order to avoid data contention within the device, a delay is required (t_{WTR}) from the first positive CK edge after the last desired data in the pair t_{WTR} before a Read command can be issued to the device. It is illegal to interrupt a Write with autoprecharge command with a Read command.


Write Interrupted by a Read Command Timing



Auto Refresh

The Auto Refresh command is issued by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$ held low with CKE and $\overline{\text{WE}}$ high at the rising edge of the clock. All banks must be precharged and idle for a $t_{\text{RP}}(\text{min})$ before the Auto Refresh command is applied. No control of the address pins is required once this cycle has started because of the internal address counter. When the Auto Refresh cycle has completed, all banks will be in the idle state. A delay between the Auto Refresh command and the next Activate command or subsequent Auto Refresh command must be greater than or equal to the $t_{\text{RFC}}(\text{min})$. Commands may not be issued to the device once an Auto Refresh cycle has begun. $\overline{\text{CAS}}$ input must remain high during the refresh period or NOP commands must be registered on each rising edge of the CK input until the refresh period is satisfied.


Auto Refresh Timing






Self Refresh

A self refresh command is defined by having $\overline{\text{CS}}$, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$ and CKE held low with $\overline{\text{WE}}$ high at the rising edge of the clock (CK). Once the self refresh command is initiated, CKE must be held low to keep the device in self refresh mode. During the self refresh operation, all inputs except CKE are ignored. The clock is internally disabled during self refresh operation to reduce power consumption. The self refresh is exited by supplying stable clock input before returning CKE high, asserting deselect or NOP command and then asserting CKE high for longer than t_{SREX} for locking of DLL. The auto refresh is required before self refresh entry and after self refresh exit.



Power Down Mode

The power down mode is entered when CKE is low and exited when CKE is high. Once the power down mode is initiated, all of the receiver circuits except clock, CKE and DLL circuit are gated off to reduce power consumption. All banks should be in idle state prior to entering the precharge power down mode and CKE should be set high at least 1tCK+tIS prior to row active command. During power down mode, refresh operations cannot be performed, therefore the device cannot remain in power down mode longer than the refresh period (t_{REF}) of the device.





TRUTH TABLE 2 - CKE

CKEn-1	CKEn	CURRENT STATE	COMMANDn	ACTIONn	NOTES
		Power-Down	Х	Maintain Power-Down	
L	L	Self Refresh	Х	Maintain Self Refresh	
		Power-Down	DESELECT or NOP	Exit Power-Down	
L	Н	Self Refresh	DESELECT or NOP	Exit Self Refresh	5
		All Banks Idle	DESELECT or NOP	Precharge Power-Down Entry	
Н	L	Bank(s) Active	DESELECT or NOP	Active Power-Down Entry	
		All Banks Idle	AUTO REFRESH	Self Refresh Entry	
Н	Н		See Truth Table 3		

NOTE:

- 1. CKE_n is the logic state of CKE at clock edge n; CKE_{n-1} was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. COMMANDn is the command registered at clock edge *n*, and ACTIONn is a result of COMMANDn.
- 4. All states and sequences not shown are illegal or reserved.
- 5. DESELECT or NOP commands should be issued on any clock edges occurring during the ^tXSR period. A minimum of 200 clock cycles is needed before applying a read command, for the DLL to lock.






DDR SDRAM SIMPLIFIED COMMAND TRUTH TABLE

Comman	d	CKEn-1	CKEn	CS	RAS	CAS	WE	ADDR	A10/ AP	ВА	Note
Mode Register Set		Н	Х	L	L	L	L	OP code			1,2
Extended Mode Register Set		Н	Х	L	L	L	L	OP code			1,2
Device Deselect		Н	Х	Н	Х	Х	Х	X			1
No Operat	tion] ''	^	L	Н	Н	Н	^			'
Bank Acti	ve	Н	Х	L	L	Н	Н	RA V		1	
Read		Н	Х	L	Н	L	Н	CA	L	V	1
Read with Autop	recharge	''	^	L	''	L		CA	Н		1,3
Write		Н	Х	L	Н	L	L	CA	L	٧	1
Write with Autopi	recharge	''	^	_					Н		1,4
Precharge All Banks		Н	Х	L	L	Н	L	Х	Н	Х	1,5
Precharge selected Bank									L	V	1
Read Burst	Read Burst Stop		Х	L	Н	Н	L	Х		1	
Auto Refre	esh	Н	Н	L	L	L	Н	X		1	
	Entry	Н	L	L	L	L	Н	Х			1
Self Refresh	Exit	L	Н	Н	Х	Х	Х				1
	LXII	L		L	Н	Н	Н				'
	Entry	Н	L	Н	Х	Х	Х				1
Precharge Power	Lilliy		_	L	Н	Н	Н		1		
Down Mode	Exit	L	Н	Н	Х	Х	Х		X		
	EXIL		11	L	Н	Н	Н				1
	Entry	Н	L	Н	Х	Х	Х				1
Active Power Down Mode	Entry I		L	L	V	V	V	X			1
20 11.000	Exit	L	Н			X	ı				1

 $(\ H=Logic\ High\ Level,\ L=Logic\ Low\ Level,\ X=Don't\ Care,\ V=Valid\ Data\ Input,\ OP\ Code=Operand\ Code,\ NOP=No\ Operation\)$

Note:

- 1. LDM/UDM states are Don't Care. Refer to below Write Mask Truth Table.
- 2. OP Code(Operand Code) consists of Ao~A12 and BAo~BA1 used for Mode Register setting during Extended MRS or MRS. Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Prechagre command.
- 3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+tRP).
- 4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time (tWR) is needed to guarantee that the last data has been completely written.
- 5. If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be precharged.





TRUTH TABLE 3 - Current State Bank n - Command to Bank n

CURRENT STATE	CS	RAS	CAS	WE	COMMAND/ACTION		
A	Н	Х	Х	Х	DESELECT (NOP/continue previous operation)		
Any	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)		
	L	L	Н	Н	ACTIVE (select and activate row)		
Idle	L	L	L	Н	AUTO REFRESH	7	
	L	L	L	L	MODE REGISTER SET	7	
	L	Н	L	Н	READ (select column and start READ burst)	10	
Row Active	L	Н	L	L	WRITE (select column and start WRITE burst)	10	
L L H L PRECHARGE (deactivate row in		PRECHARGE (deactivate row in bank or banks)	8				
	L	Н	L	Н	READ (select column and start new READ burst)	10	
Read (Auto Precharge Disabled)	L	L	Н	L	PRECHARGE (truncate READ burst, start PRECHARGE)	8	
2.000.00)	L	Н	Н	L	BURST TERMINATE	9	
	L	Н	L	Н	READ (select column and start READ burst)		
Write (Auto Precharge Disabled)	L	Н	L	L	WRITE (select column and start new WRITE burst)	10	
	L	L	Н	L	PRECHARGE (truncate WRITE burst, start PRECHARGE)	8, 11	

NOTE:

- 1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after ^tXSR has been met (if the previous state was self refresh).
- 2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and ^tRP has been met.

Row Active: A row in the bank has been activated, and ^tRCD has been met.

No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with AUTO PRECHARGE disabled,

and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with AUTO PRECHARGE disabled,

and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. DESELECT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

Precharging: Starts with registration of a PRECHARGE command and ends when ^tRP is

met. Once ${}^{t}RP$ is met, the bank will be in the idle state.







NOTE: (continued)

Row Activating: Starts with registration of an ACTIVE command and ends when ^tRCD is

met. Once ^tRCD is met, the bank will be in the "row active" state.

Read w/Auto-Precharge Enabled: Starts with registration of a READ command with AUTO PRECHARGE

enabled and ends when ^tRP has been met. Once ^tRP is met, the bank will

be in the idle state.

Write w/Auto-Precharge Enabled: Starts with registration of a WRITE command with AUTO PRECHARGE

enabled and ends when ^tRP has been met. Once ^tRP is met, the bank will

be in the idle state.

5. The following states must not be interrupted by any executable command; DESELECT or NOP commands must be applied on each positive clock edge during these states.

Refreshing: Starts with registration of an AUTO REFRESH command and ends when

^tRC is met. Once ^tRFC is met, the DDR SDRAM will be in the "all banks"

idle" state.

Accessing Mode Register: Starts with registration of a MODE REGISTER SET command and ends

when ^tMRD has been met. Once ^tMRD is met, the DDR SDRAM will be in

the "all banks idle" state.

Precharging All: Starts with registration of a PRECHARGE ALL command and ends when

^tRP is met. Once ^tRP is met, all banks will be in the idle state.

6. All states and sequences not shown are illegal or reserved.

7. Not bank-specific; requires that all banks are idle and no bursts are in progress.

8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.

9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of bank.

10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.

11. Requires appropriate DM masking



TRUTH TABLE 4 - Current State Bank n - Command to Bank m

CURRENT STATE	CS	RAS	CAS	WE	COMMAND/ACTION	NOTES
Any	Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	
Ally	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
ldle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	
	L	L	Н	Н	ACTIVE (select and activate row)	
Row Activating,	L	Н	L	Н	READ (select column and start READ burst)	7
Active, or Precharging	L	Н	L	L	WRITE (select column and start WRITE burst)	7
	L	L	Н	L	PRECHARGE	
Read	L	L	Н	Н	ACTIVE (select and activate row)	
(Auto-Precharge	L	Н	L	Н	READ (select column and start new READ burst)	7
Disabled)	L	L	Н	L	PRECHARGE	
	L	L	Н	Н	ACTIVE (select and activate row)	
Write	L	Н	L	Н	READ (select column and start READ burst)	7, 8
(Auto- Precharge Disabled)	L	Н	L	L	WRITE (select column and start new WRITE burst)	7
,	L	L	Н	L	PRECHARGE	
	L	L	Н	Н	ACTIVE (select and activate row)	
Read (With Auto-Precharge)	L	Н	L	Н	READ (select column and start new READ burst)	3a, 7
(With Auto-Frecharge)	L	Н	L	L	WRITE (select column and start WRITE burst)	3a, 7, 9
	L	L	Н	L	PRECHARGE	
	L	L	Н	Н	ACTIVE (select and activate row)	
Write (With Auto-Precharge)	L	Н	L	Н	READ (select column and start READ burst)	3a, 7
	L	Н	L	L	WRITE (select column and start new WRITE burst)	3a, 7
	L	L	Н	L	PRECHARGE	

NOTE:

- 1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after ^tXSR has been met (if the previous state was self refresh).
- 2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, and ^tRP has been met.

Row Active: A row in the bank has been activated, and [†]RCD has been met. No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not

yet terminated or been terminated.

Write: A WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not

yet terminated or been terminated.







NOTE: (continued)

Read with Auto Precharge Enabled: See following text
Write with Auto Precharge Enabled: See following text


- 3a. The Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or ¹RP) begins.
 - During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; All other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).
- 3b. This device supports "concurrent auto precharge". This feature allows a read with auto precharge enabled, or a write with auto precharge enabled, to be followed by any command to the other banks, as long as that command does not interrrupt the read or write data transfer, and all other related limitations apply (e.g. contention between READ data and WRITE data must be avoided.)
- 3c. The minimum delay from a read or write command with auto precharge enable, to a command to a different bank, is sumarized below, for both cases of "concurrent auto precharge," supported or not:

From Command	To Command (different bank)	Minimum Delay without Concurrent Auto Precharge Support	Minimum Delay with Concurrent Auto Precharge Support	Units		
	Read or Read w/AP	1+(BL/2)+(tWR/tCK) (rounded up)	1+(BL/2)+tWTR	tCK		
Write w/AP	Write or Write w/AP	1+(BL/2)+(tWR/tCK) (rounded up)	BL/2	tCK		
_	Precharge or Activate		tCK			
	Read or Read w/AP	ВІ	tCK			
Read w/AP	Write or Write w/AP	CL(rounded up) + (BL/2)				
	Precharge or Activate	<u> </u>				

- 4. AUTO REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.
- 8. Requires appropriate DM masking.
- 9. A WRITE command may be applied after the completion of data output.



Simplified State Diagram



PREALL = Precharge All Banks

MRS = Mode Register Set

EMRS = Extended Mode Register Set

REFS = Enter Self Refresh

REFSX = Exit Self Refresh

REFA = Auto Refresh

CKEL = Enter Power Down

CKEH = Exit Power Down

ACT = Active

Write A = Write with Autoprecharge

Read A = Read with Autoprecharge

PRE = Precharge



DC Operating Conditions & Specifications

DC Operating Conditions

Recommended operating conditions (Voltage referenced to VSS = 0V)

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage (for device with a nominal V _{DD} of 2.5V)	V _{DD}	2.3	2.7		
I/O Supply voltage	V _{DDQ}	2.3	2.7	٧	
I/O Reference voltage	V _{REF}	0.49*VDDQ	0.51*VDDQ	٧	1
I/O Termination voltage(system)	V _{TT}	V _{REF} -0.04	V _{REF} +0.04	٧	2
Input logic high voltage	V _{IH} (DC)	V _{REF} +0.15	V _{DDQ} +0.3	٧	
Input logic low voltage	V _{IL} (DC)	-0.3	V _{REF} -0.15	٧	
Input Voltage Level, CK and CK inputs	V _{IN} (DC)	-0.3	V _{DDQ} +0.3	٧	
Input Differential Voltage, CK and CK inputs	V _{ID} (DC)	0.3	V _{DDQ} +0.6	٧	3
Input leakage current	l _l	-2	2	uA	
Output leakage current	l _{oz}	-5	5	uA	
Output High Current (V _{OUT} = 1.95V)	I _{OH}	-16.8		mA	
Output Low Current (V _{OUT} = 0.35V)	I _{OL}	16.8		mA	

 $\textbf{Notes:} \ 1. \ V_{\text{REF}} \ \text{is expected to be equal to } 0.5^{\star}V_{\text{DDQ}} \ \text{of the transmitting device, and to track variations in the DC level of the same.} \ Peak-level \ \text{on the power level} \ \text{on the power l$ to-peak noise on V_{REF} may not exceed 2% of the DC value

^{2.} V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF}, and must track variations in the DC level of V_{REF} 3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .



IDD Max Specifications and Conditions

(IDD values for -40°C <= Ta <= 85°C, V_{DDQ} =2.5 V_{\pm} 0.2V, V_{DD} =2.5 \pm 0.2V)

Conditions	Cumbal	I/O	Version			Unit
Conditions	Symbol	1/0	-5	-6	-75	Unit
Operating current – One bank Active-Precharge: tRC=tRCmin; tCK=tCKmin		x8	90	75	70	
DQ, DM and DQS inputs changing twice per clock cycle, address and control inputs changing once per clock cycle	IDD0	x16	95	85	80	mA
Operating current - One bank operation: One bank open, BL=2	IDD1	x8	105	90	80	mA
Operating current - One bank operation. One bank open, BL-2	1001	x16	125	110	95	mA
Precharge power-down standby current: All banks idle; power - down mode; CKE = <vil(max); and="" dm<="" dq,dqs="" for="" tck="tCKmin;" td="" vin="Vref"><td>IDD2P</td><td>x8 x16</td><td>12</td><td>12</td><td>12</td><td>mA</td></vil(max);>	IDD2P	x8 x16	12	12	12	mA
Precharge Floating standby current ; CS# > =VIH(min); All banks idle; CKE > = VIH(min); tCK=tCKmin; Address and other control inputs changing once per clock cycle;	IDD2F	x8	45	40	35	mΛ
Vin = Vref for DQ, DQS and DM	IDD2F	x16	45	40	35	mA
Precharge Quiet standby current; CS# > = VIH(min); All banks idle; CKE > = VIH(min); tCK=tCKmin; Address and other control inputs stable with keeping	IDDaO	x8	40	35	35	mA
>= VIH(min) or = <vil(max); and="" dm<="" dq,="" dqs="" for="" td="" vin="Vref"><td>IDD2Q</td><td>x16</td><td>40</td></vil(max);>	IDD2Q	x16	40			
Active power - down standby current; one bank active; power-down mode; CKE=<	IDD3P	x8	45	40	35	mA
VIL (max); tCK=tCKmin; Vin = Vref for DQ, DQS and DM		x16	50	45	45	
Active standby current; CS# >= VIH(min); CKE>=VIH(min); one bank active; active - precharge; tRC=tRASmax; tCK=tCKmin; DQ, DQS and DM inputs changing twice per	IDD3N	x8	65	55	50	mA
clock cycle; address and other control inputs changing once per clock cycle		x16	70	65	60	,
Operating current - burst read; Burst length = 2; reads; continuous burst; One bank active; address and control inputs changing once per clock cycle; tCK=tCKmin; 50% of	IDD 4D	x8	130	115	100	^
data changing at every burst; lout = 0 mA	IDD4R	x16	185	155	45 50 60 100 135 95	mA
Operating current - burst write; Burst length = 2; writes; continuous burst; One bank active address and control inputs changing once per clock cycle; tCK=tCKmin; DQ, DM	IDD4W	х8	125	105	95	A
and DQS inputs changing twice per clock cycle, 50% of input data changing at every burst	IDD4W	x16	170	140	125	mA
Auto refresh current; tRC = tRFCmin; tCK=tCKmin; burst refresh; address and control		х8			165	
inputs changing once per clock cycle; data bus inputs are stable	IDD5	x16	190	175	160	mA
Self refresh current; CKE =< 0.2V; External clock should be on; tCK=tCKmin.	IDD6	x8	14	14	14	mA
		x16				, (
Operating current - Four bank operation; Four bank interleaving with BL=4	IDD7	x8	220	180	155	mA
Notes		x16	260	220	190	

Note:

The IDD values must be derated when Ta>85°C, please contact manufacturer for further detail.



DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7

IDD1: Operating current: One bank operation

- 1. Typical Case: VDD = 2.5V, T= 25 °C
- 2. Worst Case: VDD = 2.7V, T= 0 °C
- 3. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. lout = 0mA
- 4. Timing patterns
- DDR266 (133Mhz, CL= 2.5): tCK = 7.5ns, CL= 2.5, BL= 4, tRCD = 3*tCK, tRC = 9*tCK, tRAS = 5*tCK Read: A0 N N R0 N P0 N N N repeat the same timing with random address changing 50% of data changing at every burst
- DDR333 (166Mhz, CL= 2.5): tCK = 6ns, CL= 2, BL= 4, tRCD = 3*tCK, tRC = 10*tCK, tRAS = 7*tCK
 Read: A0 N N R0 N N N P0 N N repeat the same timing with random address changing
 50% of data changing at every burst
- DDR400 (200Mhz, CL= 3): tCK = 5ns, CL= 3, BL= 4, tRCD = 3*tCK, tRC = 11*tCK, tRAS = 8*tCK Read: A0 N N R0 N N N P0 N N repeat the same timing with random address changing 50% of data changing at every burst

A= Activate, R= Read, W= Write, P= Precharge, N= NOP

IDD7: Operating current: Four bank operation

- 1. Typical Case: VDD = 2.5V, T= 25 °C
- 2. Worst Case: VDD = 2.7V, T= 0 °C
- 3. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on NOP edge are not changing. lout = 0mA
- 4. Timing patterns
- DDR266 (133Mhz, CL= 2.5): tCK = 7.5ns, CL= 2.5, BL= 4, tRRD = 2*tCK, tRCD = 3*tCK Read with autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 repeat the same timing with random address changing 50% of data changing at every burst
- DDR333 (166Mhz, CL= 2.5): tCK = 6ns, CL= 2.5, BL= 4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 repeat the same timing with random address changing 50% of data changing at every burst
- DDR400 (200Mhz, CL= 3): tCK = 5ns, CL= 3, BL= 4, tRRD = 2*tCK, tRCD = 3*tCK, Read with autoprecharge Read: A0 N A1 R0 A2 R1 A3 R2 N R3 N repeat the same timing with random address changing 50% of data changing at every burst

A= Activate, R= Read, W= Write, P= Precharge, N= NOP



AC Operating Conditions

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.31		V	1
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.	VIL(AC)		VREF - 0.31	V	2
Input Differential Voltage, CK and CK inputs	VID(AC)	0.7	VDDQ+0.6	V	3
Input Crossing Point Voltage, CK and CK inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	4

Note:

- 1.VIH(max) = 4.2V. The overshoot voltage duration is ≤ 3ns at VDD.
 2. VIL(min) = -1.5V. The undershoot voltage duration is ≤ 3ns at VSS.
 3. VID is the magnitude of the difference between the input level on CK and the input on CK.
 4. The value of V_{IX} is expected to equal 0.5*V_{DDQ} of the transmitting device and must track variations in the DC level of the same.

ELECTRICAL CHARACTERISTICS AND AC TIMING -Absolute Specifications

 $(V_{DDQ} = +2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V)$

AC CHARACTERISTICS			-	.5	_	6	-75			
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access window of DQs from	CK/CK	^t AC	-0.7	0.7	-0.7	0.7	-0.75	0.75	ns	
CK high-level width	^t CH	0.45	0.55	0.45	0.55	0.45	0.55	^t CK	30	
CK low-level width	^t CL	0.45	0.55	0.45	0.55	0.45	0.55	^t CK	30	
	CL = 3	^t CK (3)	5	10	6	12	7.5	12	ns	52
Clock cycle time	CL = 2.5	^t CK (2.5)	6	12	6	12	7.5	12	ns	52
	CL = 2	^t CK (2)	7.5	12	7.5	12	7.5	12	ns	52
DQ and DM input hold time r	^t DH	0.40		0.45		0.5		ns	26,31	
DQ and DM input setup time	^t DS	0.40		0.45		0.5		ns	26,31	
AUTO Precharge write recov	^t DAL	-		-		-		^t CK	54	
DQ and DM input pulse width	n (for each input)	^t DIPW	1.75		1.75		1.75		ns	31
Access window of DQS from	CK/CK	^t DQSCK	-0.55	0.55	-0.6	0.6	-0.75	0.75	ns	
DQS input high pulse width		^t DQSH	0.35		0.35		0.35		^t CK	
DQS input low pulse width		†DQSL	0.35		0.35		0.35		^t CK	
DQS-DQ skew, DQS to last I per access	DQ valid, per group,	^t DQSQ		0.40		0.40		0.5	ns	25,26
Write command to first DQS	latching transition	†DQSS	0.72	1.25	0.75	1.25	0.75	1.25	^t CK	
DQS falling edge to CK rising	^t DSS	0.2		0.2		0.2		^t CK		
DQS falling edge from CK ris	sing - hold time	^t DSH	0.2		0.2		0.2		^t CK	
Half clock period		[†] HP	^t CH,		^t CH,		^t CH,		ns	34



AC CHARACTERISTICS		-	5	-	-6	-7	75		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Data-out high-impedance window from CK/CK	^t HZ	-0.7	+0.7	-0.7	+0.7	-0.75	+0.75	ns	18
Data-out low-impedance window from CK/CK	^t LZ	-0.7	+0.7	-0.7	+0.7	-0.75	+0.75	ns	18
Address and control input hold time (fast slew rate)	^t IH _F	0.60		0.75		0.90		ns	14
Address and control input setup time (fast slew rate)	^t IS _F	0.60		0.75		0.90		ns	14
Address and control input hold time (slow slew rate)	^t IH _S	0.70		0.80		1		ns	14
Address and control input setup time (slow slew rate)	^t IS _S	0.70		0.80		1		ns	14
Control & Address input width (for each input)	^t IPW	2.2		2.2		2.2		ns	53
LOAD MODE REGISTER command cycle time	^t MRD	2		2		2		^t CK	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	^t QH	^t HP - ^t QHS		^t HP - ^t QHS		^t HP - ^t QHS		ns	25, 26
Data hold skew factor	^t QHS		0.50		0.55		0.75	ns	
ACTIVE to PRECHARGE command	^t RAS	40	70,000	42	70,000	45	120,000	ns	35
ACTIVE to READ with Auto precharge command	^t RAP	15		15		15		ns	46
ACTIVE to ACTIVE/AUTO REFRESH command period	^t RC	55		60		65		ns	
AUTO REFRESH command period	^t RFC	120		120		120		ns	50
ACTIVE to READ or WRITE delay	tRCD	15		15		15		ns	
PRECHARGE command period	^t RP	15		15		15		ns	
DQS read preamble	^t RPRE	0.9	1.1	0.9	1.1	0.9	1.1	^t CK	42
DQS read postamble	^t RPST	0.4	0.6	0.4	0.6	0.4	0.6	^t CK	
ACTIVE bank a to ACTIVE bank b command	^t RRD	10		12		15		ns	
DQS write preamble	^t WPRE	0.25		0.25		0.25		^t CK	
DQS write preamble setup time	^t WPRES	0		0		0		ns	20, 21
DQS write postamble	^t WPST	0.4	0.6	0.4	0.6	0.4	0.6	^t CK	19
Write recovery time	^t WR	15		15		15		ns	
Internal WRITE to READ command delay	^t WTR	2		1		1		^t CK	
Data valid output window	na	^t QH - ^t	DQSQ	^t QH - ^t	DQSQ	^t QH - ^t E	QSQ	ns	25
Average periodic refresh interval Industrial Ta = -40°C to +85°C High Temperature Ta = -40°C to +105°C, Tc (MAX) = 115°C X-Temp of Extreme Temperature Ta = -40°C to +125°C, Tc (MAX) = 135°C Y-Temp of Extreme Temperature Tc \leq 105°C	^t REFI		7.8		7.8		7.8	us	
Average periodic refresh interval Y-Temp of Extreme Temperature Tc > +135°C			3.9		3.9		3.9		
Terminating voltage delay to VDD	tVTD	0		0		0		ns	
Exit SELF REFRESH to non-READ command	tXSNR	75		75		75		ns	
Exit SELF REFRESH to READ command	^t XSRD	200		200		200		^t CK	



SLEW RATE DERATING VALUES

 $(V_{DDQ} = +2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V)$

	ADDRESS /	COMMAND		
SLEW RATE	Δ ^t IS	Δ ^t IH	UNITS	NOTES
0.500V / ns	0	0	ps	14
0.400V / ns	+50	+50	ps	14
0.300V / ns	+100	+100	ps	14
0.200V / ns	+150	+150	ps	14


SLEW RATE DERATING VALUES

 $(V_{DDQ} = +2.5V \pm 0.2V, V_{DD} = +2.5V \pm 0.2V)$

	Date, D	QS, DM		
SLEW RATE	∆ ^t DS	∆ ^t DH	UNITS	NOTES
0.500V / ns	0	0	ps	31
0.400V / ns	+75	+75	ps	31
0.300V / ns	+150	+150	ps	31
0.200V / ns	+225	+225	ps	31

NOTES:

- 1. All voltages referenced to VSS.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:




- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK/CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. V_{REF} is expected to equal V_{DDQ}/2 of the transmit-ting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ±2 percent of the DC value. Thus, from V_{DDQ}/2, V_{REF} is allowed ±25mV for DC error and an additional ±25mV for AC noise.



- VTT is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected
 to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
- 8. VID is the magnitude of the difference between the input level on CK and the input level on CK.
- The value of VIX is expected to equal V_{DDQ}/2 of the transmitting device and must track variations in the DC level of the same.
- 10. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at BL = 2 for -5, -6, and -75 with the outputs open.
- 11. Enables on-chip refresh and address counters.
- 12. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 13. This parameter is sampled. $V_{DD} = +2.5V \pm 0.2V$, $V_{DDQ} = +2.5V \pm 0.2V$, $V_{REF} = V_{SS}$, f = 100 MHz, T A = 25°C, VOUT(DC) = $V_{DDQ}/2$, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.
- 14. Command/Address input slew rate = 0.5V/ns. For -5, -6, and -75 with slew rates 1V/ns and faster, ^tIS and ^tIH are reduced to 900ps. If the slew rate is less than 0.5V/ns, timing must be derated: ^tIS and ^tIH has an additional 50ps per each 100mV/ns reduction in slew rate from the 500mV/ns. If the slew rate exceeds 4.5V/ns, functionality is uncertain.
- 15. The CK/\overline{CK} input reference level (for timing referenced to CK/\overline{CK}) is the point at which CK and \overline{CK} cross; the input reference level for signals other than CK/\overline{CK} is V_{BFF} .
- 16. Inputs are not recognized as valid until V_{REF} stabilizes. Exception: during the period before V_{REF} stabilizes, CKE •0.3 x V is recognized as LOW.
- 17. The output timing reference level, as measured at the timing reference point indicated in Note 3, is V_{TT}.
- 18. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 19. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 20. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 21. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 22. MIN ([†]RC or [†]RFC) for IDD measurements is the smallest multiple of [†]CK that meets the minimum absolute value for the respective parameter. [†]RAS (MAX) for IDD measurements is the largest multiple of [†]CK that meets the maximum absolute value for [†]RAS.
- 23. The refresh period 64ms. This equates to an average refresh rate of 7.8µs.
- 24. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.
- 25. The valid data window is derived by achieving other specifications [†]HP ([†]CK/2), [†]DQSQ, and [†]QH ([†]QH = [†]HP [†]QHS). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.
- 26. Referenced to each output group: x4 = DQS with DQ0-DQ3; x8 = DQS with DQ0-DQ7; x16 = LDQS with DQ0-DQ7; and UDQS with DQ8-DQ15.



- 27. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (^tRFC [MIN]) else CKE is LOW (i.e., during standby).
- 28. To maintain a valid level, the transitioning edge of the input must:
 - a) Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).
 - b) Reach at least the target AC level.
 - c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- 29. The Input capacitance per pin group will not differ by more than this maximum amount for any given device.
- 30. CK and CK input slew rate must be •1V/ns.
- 31. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to ^tDS and ^tDH for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.
- 32. VDD must not vary more than 4% if CKE is not active while any bank is active.



- 33. The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 34. ^tHP min is the lesser of ^tCL minimum and ^tCH minimum actually applied to the device CK and CK/ inputs, collectively during bank active.
- 35. READs and WRITEs with auto precharge are not allowed to be issued until ^tRAS(MIN) can be satisfied prior to the internal precharge command being issued.
- 36. Applies to x16 only. First DQS (LDQS or UDQS) to transition to last DQ (DQ₀-DQ₁₅) to transition valid. Initial JEDEC specifications suggested this to be same as ^tDQSQ.
- 37. Normal Output Drive Curves:
 - a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure A.
 - b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but no guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A.







- c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure B.
- d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B.
- e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 Volt, and at the same voltage and temperature.
- f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity $\pm 10\%$, for device drain-to-source voltages from 0.1V to 1.0 Volt.
- 38. Reduced Output Drive Curves:
 - a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure C.
 - b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure C.
 - c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure D.
 - d)The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure D.
 - e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 V, and at the same voltage.
 - f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity $\pm 10\%$, for device drain-to-source voltages from 0.1V to 1.0 V.
- 39. The voltage levels used are derived from the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 40. VIH overshoot: VIH(MAX) = V_{DDQ}+1.5V for a pulse width •3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL(MIN) = -1.5V for a pulse width •3ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 41. V_{DD} and V_{DDQ} must track each other.
- 42. Note 42 is not used.
- 43. Note 43 is not used.
- 44. During initialization, V_{DDQ}, V_{TT}, and V_{REF} must be equal to or less than V_{DD} + 0.3V. Alternatively, V_{TT} may be 1.35V maximum during power up, even if V_{DD}/V_{DDQ} are 0 volts, provided a minimum of 42 ohms of series resistance is used between the V_{TT} supply and the input pin.
- 45. Note 45 is not used.
- 46. ^tRAP •t RCD.
- 47. Note 47 is not used.
- 48. Random addressing changing 50% of data changing at every transfer.
- 49. Random addressing changing 100% of data changing at every transfer.
- 50. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until t_{REF} later.




- 51. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 52. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.
- 53. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.


54.
$${}^{t}DAL = ({}^{t}WR/ {}^{t}CK) + ({}^{t}RP/ {}^{t}CK)$$

For each of the terms above, if not already an integer, round to the next highest integer.

For example: For DDR266B at CL=2.5 and ^tCK=7.5ns

^tDAL= ((15ns /7.5ns) + (20ns/ 7.5ns)) clocks = ((2)+(3)) clocks=5 clocks









IBIS: I/V Characteristics for Input and Output Buffers

Normal strength driver

- 1. The nominal pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The full variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.



- 3. The nominal pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.
- 4. The Full variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure b.



- 5. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The Full variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2







Figure 25. I/V characteristics for input/output buffers:Pull up(above) and pull down(below)

		Pulldown Cu	urrent (mA)			Pullup Curr	ent (mA)	
Voltage (V)	Typical Low	Typical High	Minimum	Maximum	Typical Low	Typical High	Minimum	Maximum
0.1	6.0	6.8	4.6	9.6	-6.1	-7.6	-4.6	-10.0
0.2	12.2	13.5	9.2	18.2	-12.2	-14.5	-9.2	-20.0
0.3	18.1	20.1	13.8	26.0	-18.1	-21.2	-13.8	-29.8
0.4	24.1	26.6	18.4	33.9	-24.0	-27.7	-18.4	-38.8
0.5	29.8	33.0	23.0	41.8	-29.8	-34.1	-23.0	-46.8
0.6	34.6	39.1	27.7	49.4	-34.3	-40.5	-27.7	-54.4
0.7	39.4	44.2	32.2	56.8	-38.1	-46.9	-32.2	-61.8
0.8	43.7	49.8	36.8	63.2	-41.1	-53.1	-36.0	-69.5
0.9	47.5	55.2	39.6	69.9	-41.8	-59.4	-38.2	-77.3
1.0	51.3	60.3	42.6	76.3	-46.0	-65.5	-38.7	-85.2
1.1	54.1	65.2	44.8	82.5	-47.8	-71.6	-39.0	-93.0
1.2	56.2	69.9	46.2	88.3	-49.2	-77.6	-39.2	-100.6
1.3	57.9	74.2	47.1	93.8	-50.0	-83.6	-39.4	-108.1
1.4	59.3	78.4	47.4	99.1	-50.5	-89.7	-39.6	-115.5
1.5	60.1	82.3	47.7	103.8	-50.7	-95.5	-39.9	-123.0
1.6	60.5	85.9	48.0	108.4	-51.0	-101.3	-40.1	-130.4
1.7	61.0	89.1	48.4	112.1	-51.1	-107.1	-40.2	-136.7
1.8	61.5	92.2	48.9	115.9	-51.3	-112.4	-40.3	-144.2
1.9	62.0	95.3	49.1	119.6	-51.5	-118.7	-40.4	-150.5
2.0	62.5	97.2	49.4	123.3	-51.6	-124.0	-40.5	-156.9
2.1	62.9	99.1	49.6	126.5	-51.8	-129.3	-40.6	-163.2
2.2	63.3	100.9	49.8	129.5	-52.0	-134.6	-40.7	-169.6
2.3	63.8	101.9	49.9	132.4	-52.2	-139.9	-40.8	-176.0
2.4	64.1	102.8	50.0	135.0	-52.3	-145.2	-40.9	-181.3
2.5	64.6	103.8	50.2	137.3	-52.5	-150.5	-41.0	-187.6
2.6	64.8	104.6	50.4	139.2	-52.7	-155.3	-41.1	-192.9
2.7	65.0	105.4	50.5	140.8	-52.8	-160.1	-41.2	-198.2

Table 17. Pull down and pull up current values

Temperature (Tambient)
Typical 25°C
Minimum 0°C f

25°C 0°C for normal, -40°C for Industrial 70°C for normal, 85°C for Industrial Maximum

VDD / VDDQ


Typical Minimum 2.5V 2.3V Maximum

The above characteristics are specified under best, worst and normal process variation/conditions




Half strength driver

- 1. The nominal pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The full variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.



- 3. The nominal pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.
- 4. The Full variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure b.



- 5. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to VDDQ/2
- 6. The Full variation in the ratio of the nominal pullup to pulldown current should be unity ±10%, for device drain to source voltages from 0 to VDDQ/2







Figure 26. I/V characteristics for input/output buffers: Pull up(above) and pull down(below)

		Pulldown Cu	ırrent (mA)			Pullup Cur	rent (mA)	
Voltage (V)	Typical Low	Typical High	Minimum	Maximum	Typical Low	Typical High	Minimum	Maximum
0.1	3.4	3.8	2.6	5.0	-3.5	-4.3	-2.6	-5.0
0.2	6.9	7.6	5.2	9.9	-6.9	-8.2	-5.2	-9.9
0.3	10.3	11.4	7.8	14.6	-10.3	-12.0	-7.8	-14.6
0.4	13.6	15.1	10.4	19.2	-13.6	-15.7	-10.4	-19.2
0.5	16.9	18.7	13.0	23.6	-16.9	-19.3	-13.0	-23.6
0.6	19.6	22.1	15.7	28.0	-19.4	-22.9	-15.7	-28.0
0.7	22.3	25.0	18.2	32.2	-21.5	-26.5	-18.2	-32.2
0.8	24.7	28.2	20.8	35.8	-23.3	-30.1	-20.4	-35.8
0.9	26.9	31.3	22.4	39.5	-24.8	-33.6	-21.6	-39.5
1.0	29.0	34.1	24.1	43.2	-26.0	-37.1	-21.9	-43.2
1.1	30.6	36.9	25.4	46.7	-27.1	-40.3	-22.1	-46.7
1.2	31.8	39.5	26.2	50.0	-27.8	-43.1	-22.2	-50.0
1.3	32.8	42.0	26.6	53.1	-28.3	-45.8	-22.3	-53.1
1.4	33.5	44.4	26.8	56.1	-28.6	-48.4	-22.4	-56.1
1.5	34.0	46.6	27.0	58.7	-28.7	-50.7	-22.6	-58.7
1.6	34.3	48.6	27.2	61.4	-28.9	-52.9	-22.7	-61.4
1.7	34.5	50.5	27.4	63.5	-28.9	-55.0	-22.7	-63.5
1.8	34.8	52.2	27.7	65.6	-29.0	-56.8	-22.8	-65.6
1.9	35.1	53.9	27.8	67.7	-29.2	-58.7	-22.9	-67.7
2.0	35.4	55.0	28.0	69.8	-29.2	-60.0	-22.9	-69.8
2.1	35.6	56.1	28.1	71.6	-29.3	-61.2	-23.0	-71.6
2.2	35.8	57.1	28.2	73.3	-29.5	-62.4	-23.0	-73.3
2.3	36.1	57.7	28.3	74.9	-29.5	-63.1	-23.1	-74.9
2.4	36.3	58.2	28.3	76.4	-29.6	-63.8	-23.2	-76.4
2.5	36.5	58.7	28.4	77.7	-29.7	-64.4	-23.2	-77.7
2.6	36.7	59.2	28.5	78.8	-29.8	-65.1	-23.3	-78.8
2.7	36.8	59.6	28.6	79.7	-29.9	-65.8	-23.3	-79.7

Table 18. Pull down and pull up current values

Temperature (Tambient) Typical 25°C

0°C for normal, -40°C for Industrial Minimum 70°C for normal, 85°C for Industrial Maximum

VDD / VDDQ


Typical 2.5V Minimum 2.3V Maximum 2.7V

The above characteristics are specified under best, worst and normal process variation/conditions






Figure 36 - DATA INPUT (WRITE) TIMING




DON'T CARE

DI n = Data In for column n Burst Length = 4 in the case shown 3 subsequent elements of Data In are applied in the programmed order following DI n

Figure 37 - DATA OUTPUT (READ) TIMING



- 1. tDQSQ max occurs when DQS is the earliest among DQS and DQ signals to transition.
- 2. tDQSQ min occurs when DQS is the latest among DQS and DQ signals to transition.
- 3. tDQSQ nom, shown for reference, occurs when DQS transitions in the center among DQ signal transitions.




Burst Length = 4 in the case shown

Datasheet version 3.1



Figure 38 - INITIALIZE AND MODE REGISTER SETS



50 IME1G(08/16)D1CE(T/B)


^{* =} VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.

** = tMRD is required before any command can be applied, and 200 cycles of CK are required before a READ command can be applied.

The two Auto Refresh commands may be moved to follow the first MRS, but precede the second PRECHARGE ALL command.



Figure 39 - POWER-DOWN MODE






No column accesses are allowed to be in progress at the time Power-Down is entered

* = If this command is a PRECHARGE (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is Active Power Down.





Figure 40 - AUTO REFRESH MODE




DON'TCARE

^{* = &}quot;Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e. must precharge all active banks) PRE= PRECHARGE, ACT= ACTIVE, RA= Row Address, BA= Bank Address, AR= AUTOREFRESH
NOP commands are shown for ease of illustration; other valid commands may be possible at these times DM, DQ and DQS signals are all "Don't Care"/High-Z for operations shown



Figure 41 - SELF REFRESH MODE



DON'T CARE

 ^{* =} Device must be in the "All banks idle" state prior to entering Self Refresh mode
 ** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CLK) are required before a READ command can be applied.





Figure 42 - READ - WITHOUT AUTO PRECHARGE








Figure 43 - READ - WITH AUTO PRECHARGE








Figure 44 - BANK READ ACCESS









Figure 45 - WRITE - WITHOUT AUTO PRECHARGE




DI n = Data In for column n
Burst Length = 4 in the case shown
3 subsequent elements of Data In are applied in the programmed order following DI n
DIS AP = Disable Autoprecharge
* "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
NOP commands are shown for ease of illustration; other valid commands may be possible at these times





Figure 46 - WRITE - WITH AUTO PRECHARGE




DI n = Data In for column n
Burst Length = 4 in the case shown
3 subsequent elements of Data In are applied in the programmed order following DI n
EN AP = Enable Autoprecharge
ACT = ACTIVE, RA = Row Address, BA = Bank Address
NOP commands are shown for ease of illustration; other valid commands may be possible at these times





Figure 47 - BANK WRITE ACCESS




DI n = Data In for column n

DI N = Data in for column N
Burst Length = 4 in the case shown
3 subsequent elements of Data In are applied in the programmed order following DIn
DIS AP = Disable Autoprecharge
* "Don't Care", if A10 is HIGH at this point
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address
NOP commands are shown for ease of illustration; other valid commands may be possible at these times







Package Diagram 60-Ball FBGA





Package Diagram 66-Pin TSOP-II (400 mil)





Αl	H			 ì
	ļ.	-	J	-
		DETAIL		
		>		

- 1. DATUM PLAKE EH- CONCIDENT WITH BOTTOM OF LEAD, WHERE LEAD EXITS BODY DNEXSON D AND ET ARE DETERMINED AT DATUM -H-.
- . THESE DIVENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm PROTRUSIONS AND CATE BURBS SHALL NOT EXCEED 0.15mm PER SIDE. AND 0.25mm FROM THE LEAD TIP. MOLD PROTRUSIONS SHALL NOT EXCEED 0.25mm PER SIDE. DMENSON ET DOES NOT INCLUDE INTERLEAD MOLD PROTRUSIONS. INTERLEAD DIMENSION D DOES NOT INCLUDE MOLD PROTRUSIONS OR GATE BURRS. MOLD
- 5. DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

8	8	91	θ	23	20	20	=	-	E	т	70	0	c	0	5	σ	25	A1	>	1	N/S	
q	ī,	q	q	0.12	0.12			0.40					0.10	0.12	0.22	0.22	0.95	0.05	ı	MIN	MIG	
5	35	r	E	Е	1	0.65 BSC	0.80 REF	0.50	10.16 BSC	11.76 BSC	0.71 REF	22.22 BSC	0.127	,	0.30		1.00	0.10	ı	NOM	DINENSION (
20"	20"	1	of	0.25	1			0.60	8	0 0	,			0.16	0.21	0.33	0.38	1.05	0.15	1.20	XWM	(MM)
ď,	ī,	9	9	0.005	0.005			0.016					0.004	0.005	0.009	0.009	0.037	0.002	1	MIN	DIM	
5 ;	ij.	ı	Е	т	1	0.026 BSC	0.031 REF	0.020	0.400 BSC	0.463 BSC	0.028 REF	0.875 BSC	0.005		0.012	1	0.039	0.004	1	NON	DIMENSION (INCH)	
20*	20*	r	oę	0.010	ï	0	- 11	0.024	0	0	-	C	0.006	0.008	0.013	0.015	0.041	0.006	0.047	XAM	NCH)	





Revision History

Rev	History	Draft Date	Remark
0.1	Initial Release	Jul. 2014	
0.2	Revise the Operating Temperature Option Update the Part Number Decoder Update the Temperature Option Revise the table of Electrical Characteristics and AC Timing - Absolute Specifications Update the tRAP, tRCD and tRP	Feb. 2015	
0.3	Revise the table of Electrical Characteristics and AC Timing – Absolute Specifications - Include DDR 266 into the table	Feb. 2015	
0.4	Revise the Block Diagram - Update the Memory array for 128Mx8 and 64Mx16	Aug. 2015	
0.5	Update the Double refresh rate requirement	Oct. 2015	
1.0	Update the IDD value in IDD specifications	Nov. 2015	
2.0	Update the IDD value in IDD specifications	Apr. 2016	
3.0	Update the Clock Cycle Time for CL = 2, 3	Sep. 2017	
3.1	Revise the remark for Automotive Grade in Option	Nov. 2017	