



廣 穎 電 通 股 份 有 限 公 司 Silicon Power Computer & Communications Inc. TEL: 886-2 8797-8833 FAX: 886-2 8751-6595 台北市114內湖區洲子街106號7樓 7F, No.106, ZHO-Z ST. NEIHU DIST, 114, TAIPEI, TAIWAN,

#### **RESTRICTIONS OF DATASHEET USE**

- This document is proprietary, confidential and intended solely for the recipient. No part of this
  document may be disclosed in any manner to a third party or reproduced without the prior written
  consent of Silicon Power. No implied, by estoppel or otherwise, to any intellectual property rights
  is granted by this document.
- Except as provided in any term and conditions, and/or any agreements in written by Silicon Power, Silicon Power assumes no responsibility whatever, including but not limited to, indirect, consequential, special, punitive, incidental damages, loss, loss of profits, loss of opportunities, business interruption and data. Silicon Power disclaims any express or implies warranty and conditions related to sale, use of product, or information, including warranty or conditions of merchantability, fitness for a particular purpose, accuracy of information or non-infringement.
- Moreover, Silicon Power may reserve the right to make change to the information of this document at any time without notice.

© 2017 Silicon Power Computer & Communications Inc.. All rights reserved.



#### Index

2
3
5
6
7
7
8
9
10
12
12
13
13
14
14
15
16
17
18
19
20
21
22

## **Revision History**

Revision No.	Date	Remarks
1.0	2017/12	First release
1.1	2018/8	Add LFE Series



#### **SP**Silicon Power

#### Description

The Silicon Power Computer & Communications industrial LFU series products are 288-Pin Double Data Rate 4 (DDR4) Synchronous DRAM Unbuffered Dual In-Line Memory Module (UDIMM), organized as a one rank 512Mx64, 1024Mx64, high-speed memory array or two ranks 2048Mx64, high-speed memory array, The module uses four 512Mx16(4GB) eight 1Gx8(8GB), sixteen 1Gx8(16GB) DDR4 SDRAMs in BGA packages.

The Silicon Power Computer & Communications industrial LFE series products are 288-Pin Double Data Rate 4 (DDR4) Synchronous DRAM Unbuffered Dual In-Line Memory Module with ECC (ECC UDIMM), organized as a one rank 512Mx72, 1024Mx72, high-speed memory array or two ranks 2048Mx72, high-speed memory array, The module uses nine 512Mx8(4GB)1Gx8(8GB), eighteen 1Gx8(16GB) DDR4 SDRAMs in BGA packages.

This DIMM is manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers.

DDR4 SDRAM DIMM provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.

The DIMM is intended for use in applications operating of 1200MHz clock speeds and achieves high-speed data transfer rates of 2400Mbps. Prior to any access operation, the device CAS latency and burst/length/operation type must be programmed into the DIMM by address inputs A0-A15(1Gx8) and I/O inputs BA0, BA1, BG0, BG1 using the mode register set cycle.

The DIMM uses serial presence-detect implemented via a serial EEPROM using a standard IIC protocol.

#### Industrial DDR4 UDIMM Datasheet

# 

- DDR4 functionality and operations supported as defined in the component data sheet
- 288pin, unbuffered dual in-line memory module (UDIMM)
- Fast data transfer rates:
  - DDR4-2400(PC4-19200)
- Single or Dual rank
- LFU Series UDIMM
  - 4GB(512M x64), 8GB (1Giga x64),16GB(2Giga x64)
- LFE Series ECC UDIMM
  - 4GB(512M x72), 8GB (1Giga x72),16GB(2Giga x72)
- V<sub>DD</sub> = V<sub>DDQ</sub> = 1.2V ±0.06V
- V<sub>DDSPD</sub> = 1.7V to 3.6V
- V<sub>PP</sub> = 2.5V(DRAM Activating Power Supply)
- 16 internal banks; 4 groups of 4 banks each
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Low-power auto self refresh (LPASR)
- Data bus inversion (DBI) for data bus
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Fly-by topology
- Terminated control, command, and address bus
- This product is in compliance with the RoHS directive
- Integrated serial presence-detect (SPD) EEPROM
- Gold edge contacts

## DDR4 Industrial UDIMM LFU Series Module Specification

Part Number	Module Density & Configuration	Bandwidth	Data Rate	Timing tCL-tRCD-tRP	Operator Voltage	
SP004GILFU240CS0	4GB (512Mx64)	19.2GB/s	DDR4-2400	17-17-17	1 0)/	
3P00401LF0240C30	512Mx16 1Rank	19.200/5	DDR4-2400	17-17-17	1.2V	
SP008GILFU240BS0	8GB (1Gx64)	19.2GB/s	DDR4-2400	17-17-17	1 2\/	
SP00001LF0240DS0	1Gx8 1Rank	19.200/5	DDR4-2400	17-17-17	1.2V	
SP016GILFU240BS0	16GB (2Gx64)	19.2GB/s	DDR4-2400	17-17-17	1.2V	
3P01001LF0240D30	1Gx8 2Ranks	19.200/5	DDR4-2400	1/-1/-1/	1.ZV	

### DDR4 Industrial ECC-UDIMM LFE Series Module Specification

Part Number	Module Density	Bandwidth	Data Rate	Timing	Operator	
	& Configuration			tCL-tRCD-tRP	Voltage	
SP004GILFE240NS0	4GB (512Mx72)	19.2GB/s	DDR4-2400	17-17-17	1. <mark>2V</mark>	
SP004GILFEZ40N30	512Mx8 1Rank	19.200/5	DDR4-2400	17-17-17	1.ZV	
SP008GILFE240BS0	8 <mark>GB</mark> (1Gx72)	19.2GB/s	DDR4-2400	17-17-17	1.2V	
SP000GILFE240D30	1 <mark>Gx</mark> 8 1Rank	19.200/5	DDR4-2400	17-17-17	1.ZV	
SP016GILFE240BS0	1 <mark>6GB (</mark> 2Gx72)	19.2GB/s	DDR4-2400	17-17-17	1.2V	
SPUIDUILFEZ40D30	1 <mark>Gx8 2</mark> Ranks	19.200/5	DDR4-2400	1/-1/-1/	1.ZV	

Note:

1. This document supports all industrial LFU Series DDR4 288Pin UDIMM products.

2. Some items were being EOL in this list, Please contact with our sales Dep.

3. All part numbers end with a double-digit code is for customize use only. Example: SP008GILFU240BS0XX

## **Pin Assignments**

Silicon Power

	288-Pin UDIMM Front								28	88-Pin Ul	DIMI	V Back			
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	NC	37	VSS	73	VDD	109	VSS	145	NC	181	DQ29	217	VDD	253	DQ41
2	VSS	38	DQ24	74	CK0_t	110	DM5_n/ DBI5_n, NC	146	VREFCA	182	VSS	218	CK1_t	254	VSS
3	DQ4	39	VSS	75	CK0_c	111	NC	147	VSS	183	DQ25	219	CK1_c	255	DQS5_c
4	VSS	40	DM3_n/ DBI3_n, NC	76	VDD	112	VSS	148	DQ5	184	VSS	220	VDD	256	DQS5_t
5	DQ0	41	NC	77	VTT	113	DQ46	149	VSS	185	DQS3_c	221	VTT	257	VSS
6	VSS	42	VSS	78	EVENT_n/NF	114	VSS	150	DQ1	186	DQS3_t	222	PARITY	258	DQ47
7	DM0_n/ DBI0_n, NC	43	DQ30	79	A0	115	DQ42	151	VSS	187	VSS	223	VDD	259	VSS
8	NC	44	VSS	80	VDD	116	VSS	152	DQS0_c	188	DQ31	224	BA1	260	DQ43
9	VSS	45	DQ26	81	BA0	117	DQ52	153	DQS0_t	189	VSS	225	A10_AP	261	VSS
10	DQ6	46	VSS	82	RAS_n/ A16	118	VSS	154	VSS	190	DQ27	226	VDD	262	DQ53
11	VSS	47	NC	83	VDD	119	DQ48	155	DQ7	191	VSS	227	NC	263	VSS
12	DQ2	48	VSS	84	CS0_n	120	VSS	156	VSS	192	NC	228	WE_n/ A14	264	DQ49
13	VSS	49	NC	85	VDD	121	DM6_n/ DBI6_n, NC	157	DQ3	193	VSS	229	VDD	265	VSS
14	DQ12	50	VSS	86	CAS_n/ A15	122	NC	158	VSS	194	NC	230	NC	266	DQ <mark>S6_</mark> c
15	VSS	51	DM8_n/ DBI8_n, NC	87	ODT0	123	VSS	159	DQ13	195	VSS	231	VDD	267	DQ <mark>S6_t</mark>
16	DQ8	52	NC	88	VDD	124	DQ54	160	VSS	196	DQS8_c	232	A13	268	VSS
17	VSS	53	VSS	89	CS1_n	125	VSS	161	DQ9	197	DQS8_t	233	VDD	269	DQ55
18	DMI_n/ DBI1_n, NC	54	NC	90	VDD	126	DQ50	162	VSS	198	VSS	234	NC	270	VSS
19	NC	55	VSS	91	ODT1	127	VSS	163	DQS1_c	199	NC	235	NC	271	DQ51
20	VSS	56	NC	92	VDD	128	DQ60	164	DQS1_t	200	VSS	236	VDD	272	VSS
21	DQ14	57	VSS	93	NC	129	VSS	165	VSS	201	NC	237	NC	273	DQ61
22	VSS	58	RESET_n	94	VSS	130	DQ56	166	DQ15	202	VSS	238	SA2	274	VSS
23	DQ10	59	VDD	95	DQ36	131	VSS	167	VSS	203	CKE1	239	VSS	275	DQ57
24	VSS	60	CKE0	96	VSS	132	DM7_n/ DBI7_n, NC	168	DQ11	204	VDD	240	DQ37	276	VSS
25	DQ20	61	VDD	97	DQ32	133	NC	169	VSS	205	NC	241	VSS	277	DQS7_c
26	VSS	62	ACT_n	98	VSS	134	VSS	170	DQ21	206	VDD	242	DQ33	278	DQS7_t
27	DQ16	63	BG0	99	DM4_n/ DBI4_n, NC	135	DQ62	171	VSS	207	BG1	243	VSS	279	VSS
28	VSS	64	VDD	100	NC	136	VSS	172	DQ17	208	ALERT_n	244	DQS4_c	280	DQ63
29	DM2_n/ DBI2_n, NC	65	A12/BC_n	101	VSS	137	DQ58	173	VSS	209	VDD	245	DQS4_t	281	VSS
30	NC	66	A9	102	DQ38	138	VSS	174	DQS2_c	210	A11	246	VSS	282	DQ59
31	VSS	67	VDD	103	VSS	139	SA0	175	DQS2_t	211	A7	247	DQ39	283	VSS
32	DQ22	68	A8	104	DQ34	140	SA1	176	VSS	212	VDD	248	VSS	284	VDDSPD
33	VSS	69	A6	105	VSS	141	SCL	177	DQ23	213	A5	249	DQ35	285	SDA
34	DQ18	70	VDD	106	DQ44	142	VPP	178	VSS	214	A4	250	VSS	286	VPP
35	VSS	71	A3	107	VSS	143	VPP	179	DQ19	215	VDD	251	DQ45	287	VPP
36	DQ28	72	A1	108	DQ40	144	NC	180	VSS	216	A2	252	VSS	288	VPP

## **Pin Description**

Symbol	Туре	Description
Ax	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands in order to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table.) The address inputs also provide the op-code during the MODE REGISTER SET command. A17 is only defined for x4 SDRAM. A0–A14 (512Mx8).
A10/AP	Input	<b>Auto precharge:</b> A10 is sampled during READ and WRITE commands to determine whether an auto precharge should be performed on the accessed bank after a READ or WRITE operation. (HIGH = auto precharge; LOW = no auto precharge.) A10 is sampled during a PRECHARGE command to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	<b>Burst chop:</b> A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = no burst chop; LOW = burst- chopped.) See Command Truth Table in the DDR4 component data sheet.
ACT_n	Input	<b>Command input:</b> ACT_n defines the ACTIVATE command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 are considered as row address A16, A15, and A14. See Command Truth Table.
BAx	Input	Bank address inputs: Define the bank (with a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command.
BGx	Input	Bank group address inputs: Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. x16-based SDRAM only has BG0.
C0, C1, C2 (RDIMM/LRDIMM only)	Input	<b>Chip ID:</b> These inputs are used only when devices are stacked; that is, 2H, 4H, and 8H stacks for x4 and x8 configurations using through-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP package, which uses CS1_n, CKE1, and ODT1 to control the second die. All other stack configurations, such as a 4H or 8H, are assumed to be single-load (master/slave) type configurations where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code.
CKx_t CKx_c	Input	<b>Clock:</b> Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.
CKEx	Input	<b>Clock enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After VREFCA has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during self refresh.
CSx_n	Input	<b>Chip select:</b> All commands are masked when CS_n is registered HIGH. CS_n provides external rank selection on systems with multiple ranks. CS_n is considered part of the command code. (CS2_n and CS3_n are not used on UDIMMs.)
ODTx	Input	<b>On-die termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT (RTT) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for x4 and x8 configurations (when the TDQS function is enabled via the mode register). For the x16 configuration, RTT is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable RTT.

## Pin Description (Continued)

Symbol	Туре	Description
PARITY	Input	<b>Parity for command and address:</b> This function can be enabled or disabled via the mode register. When enabled in MR5, the DRAM calculates parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be maintained at the rising edge of the clock and at the same time as command and address with CS_n LOW.
RAS_n/A16 CAS_n/A15 WE_n/A14	Input	<b>Command inputs:</b> RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n) define the command and/or address being entered and have multiple functions. For example, for activation with ACT_n LOW, these are addresses like A16, A15, and A14, but for a non-activation command with ACT_n HIGH, these are command pins for READ, WRITE, and other commands defined in Command Truth Table.
RESET_n	CMOS Input	Active LOW asynchronous reset: Reset is active when RESET_n is LOW and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation.
SAx	Input	Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I2C bus.
SCL	Input	Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I2C bus.
DQx, CBx	1/0	<b>Data input/output and check bit input/output:</b> Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If cyclic redundancy checksum (CRC) is enabled via the mode register, the CRC code is added at the end of the data burst. Any one or all of DQ0, DQ1, DQ2, or DQ3 may be used for monitoring of internal VREF level during test via mode register setting MR[4] A[4] = HIGH; training times change when enabled.
DM_n/DBI_n/ TDQS_t (DMU_n, DBIU_n), (DML_n/ DBII_n)	1/0	Input data mask and data bus inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM is multiplexed with the DBI function by the mode register A10, A11, and A12 settings in MR5. For a x8 device, the function of DM or TDQS is enabled by the mode register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 device and not inverted if DBI_n is HIGH. TDQS is only supported in x8 SDRAM configurations. (TDQS is not valid for UDIMMs.)
SDA	I/O	Serial Data: Bidirectional signal used to transfer data in or out of the EEPROM or EEPROM/TS combo device.
DQS_t DQS_c DQSU_t DQSU_c DQSL_c DQSL_t DQSL_c	I/O	<b>Data strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered-aligned with write data. For x16 configurations, DQSL corresponds to the data on DQ[7:0], and DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a singleended data strobe.
ALERT_n	Output	<b>Alert output:</b> Possesses functions such as CRC error flag and command and address parity error flag as output signal. If a CRC error occurs, ALERT_n goes LOW for the period time interval and returns HIGH. If an error occurs during a command address parity check, ALERT_n goes LOW until the on-going DRAM internal recovery transaction is complete. During connectivity test mode, this pin functions as an input. Use of this signal is system-dependent. If not connected as signal, ALERT_n pin must be connected to VDD on DIMMs.
EVENT_n	Output	<b>Temperature event:</b> The EVENT_n pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. This pin has no function (NF) on modules without temperature sensors.

## Pin Description (Continued)

Symbol	Туре	Description
TDQS_t TDQS_c (x8 DRAM-based RDIMM only)	Output	<b>Termination data strobe:</b> When enabled via the mode register, the DRAM device enables the same RTT termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/ TDQS_t pin provides the data mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin and are enabled/disabled by mode register settings. For more information about TDQS, see the DDR4 DRAM component data sheet. (TDQS_t and TDQS_c are not valid for UDIMMs.)
VDD	Supply	Module power supply: 1.21V (TYP).
VPP	Supply	DRAM activating power supply: 2.5V - 0.125V / +0.250V.
VREFCA	Supply	Reference voltage for control, command, and address pins.
VSS	Supply	Ground.
VTT	Supply	Power supply for termination of address, command, and control VDD/2.
VDDSPD	Supply	Power supply used to power the I2C bus for SPD.
RFU	-	Reserved for future use.
NC	-	No connect: No internal electrical connection is present.
NF	_	No function: May have internal connection present, but has no function.



#### **Environmental Requirements**

Symbol	Parameter	Rating	Units	Note
T OPR	Module Operating Temperature Range (ambient)	0 to 55	°C	3
H	Operating Humidity (relative)	10 to 90	%	1
T <sub>STG</sub>	Storage Temperature (Plastic)	-55 to 100	°C	1
H <sub>STG</sub>	Storage Humidity (without condensation)	5 to 95	%	1
P <sub>BAR</sub>	Barometric Pressure (operating & storage)	105 to 69	K Pascal	1, 2

Note:

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. Up to 9850 ft.
- 3. The component maximum case temperature shall not exceed the value specified in the component spec.

#### Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Note
VDD	Voltage on VDD pins relative to VSS	-0.3 V ~ 1.5 V	V	1
VDDQ	Voltage on VDDQ pins relative to VSS	-0.3 V ~ 1.5 V	V	1
VPP	Voltage on VPP pin relative to VSS	-0.3 V ~ 3.0 V	V	2
VIN, VOUT	Voltage on any pin relative to VSS	-0.3 V ~ 1.5 V	V	
Notos				

Notes:

1. VDDQ tracks with VDD; VDDQ and VDD are tied together.

2. VPP must be greater than or equal to VDD at all times.

3. VDD and VDDQ must be within 300 mV of each other at all times;and VREFCA must be not greater than 0.6 x

VDDQ, When VDD and VDDQ are less than 500 mV; VREFCA may be equal to or less than 300 mV.



#### **Operating temperature Conditions**

Symbol	Parameter	Rating	Units	Note
т	Normal Operating Temperature Range	0 to 85	°C	1, 2
OPER	Extended Temperature Range (Optional)	85 to 95	°C	1, 3

Note:

- 1. Operating Temperature TOPER is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
- 2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between  $0 85^{\circ}$ C under all operating conditions.
- 3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 μs. It is also possible to specify a component with 2X refresh (tREFI to 3.9μs) in the Extended Temperature Range.
     Please refer to the DIMM SPD for option availability.
  - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b). DDR4 SDRAMs support Auto Self-Refresh and in Extended Temperature Range and please refer to component datasheet and/or the DIMM SPD for tREFI requirements in the Extended Temperature Range.

#### **DC Electrical Characteristics and Operating Conditions**

Symbol	Parameter	Min	Тур	Max	Units	Notes
VDD	Supply Voltage	1.14	1.2	1.26	V	1,2,3
V DDQ	Output Supply Voltage	1.14	1.2	1.26	V	1,2,3
VPP	Supply Voltage for DRAM Activating	2.375	2.5	2.75	V	3

Note:

1. Under all conditions VDDQ must be less than or equal to VDD.

- 2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
- 3. DC bandwidth is limited to 20MHz.

#### Single-Ended AC and DC Input Levels for Command and Address

Symbol	Parameter	DDR4-2133		Units	Note
		Min.	Max.	UTIIIS	NOLE
VIH.CA(DC75)	DC Input Logic High	VREFCA+ 0.075	VDD	V	
VIL.CA(DC75)	DC Input Logic Low	VSS	VREFCA-0.075	V	
VIH.CA(AC100)	AC Input Logic High	VREF + 0.1	Note 2	V	1
VIL.CA(AC100)	AC Input Logic Low	Note 2	VREF - 0.1	V	1
VRefCA(DC)	Reference Voltage	0.49 x VDD	0.51 x VDD	V	2,3
	for ADD, CMD Inputs				

Note:

- 1. See "Overshoot and Undershoot Specifications" on section.
- 2. The AC peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than ± 1% VDD (for reference : approx. ± 12mV).
- 3. For reference : approx. VDD/2 ± 12mV.

#### Single-Ended AC & DC Output Levels

Symbol	Parameter	DDR4-2133	Units	Note
VOH(DC)	DC output high measurement level (for IV curve linearity)	1.1 x VDDQ	V	
VOM(DC)	DC output mid measurement level (for IV curve linearity)	0.8 x VDDQ	V	
VOL(DC)	DC output low measurement level (for IV curve linearity)	0.5 x VDDQ	V	
VOH(AC)	AC output high measurement level (for output SR)	(0.7 + 0.15) x VDDQ	V	1
VOL(AC)	AC output low measurement level (for output SR)	(0.7 - 0.15) x VDDQ	V	1


Note:

1. The swing of ± 0.15 × VDDQ is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of RZQ/7 $\Omega$  and an effective test load of 50 $\Omega$  to VTT = VDDQ.

#### Block Diagram(x8 1Rank without ECC)

Silicon

Ροωερ




Note: 1. The ZQ ball on each DDR4 component is connected to an external 240  $\Omega$  ±1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

Block Diagram(x8 2Ranks without ECC)

Silicon


Рошег



Note: 1. The ZQ ball on each DDR4 component is connected to an external  $240 \Omega \pm 1\%$  resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

#### Block Diagram(x8 1Rank with ECC)


Silicon Power



Note: 1. The ZQ ball on each DDR4 component is connected to an external  $240 \Omega \pm 1\%$  resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

#### Block Diagram(x8 2Ranks with ECC)


Silicon Power



Note: 1. The ZQ ball on each DDR4 component is connected to an external  $240 \Omega \pm 1\%$  resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.


#### Simplified Mechanical Drawing(64bit UDIMM x8 1Rank)

Silicon Power






#### Simplified Mechanical Drawing(64bit UDIMM x8 2Ranks)





#### Simplified Mechanical Drawing(72bit UDIMM x8 1Rank)





#### Simplified Mechanical Drawing(72bit UDIMM x8 2Ranks)

