# PCI-1721

12-bit, 4-channel Advanced Analog Output Card

#### Copyright

This documentation and the software included with this product are copyrighted 2001 by Advantech Co., Ltd. All rights are reserved. Advantech Co., Ltd. reserves the right to make improvements in the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated or transmitted in any form or by any means without the prior written permission of Advantech Co., Ltd. Information provided in this manual is intended to be accurate and reliable. However, Advantech Co., Ltd. assumes no responsibility for its use, nor for any infringements of the rights of third parties which may result from its use.

#### Acknowledgments

PC-LabCard is a trademark of Advantech Co., Ltd. IBM and PC are trademarks of International Business Machines Corporation. MS-DOS, Windows, Microsoft Visual C++ and Visual BASIC are trademarks of Microsoft Corporation. Intel and Pentium are trademarks of Intel Corporation. Delphi and C++ Builder are trademarks of Inprise Corporation.

#### **CE** notification

The PCI-1721, developed by ADVANTECH CO., LTD., has passed the CE test for environmental specifications when shielded cables are used for external wiring. We recommend the use of shielded cables. This kind of cable is available from Advantech. Please contact your local supplier for ordering information.

#### **On-line Technical Support**

For technical support and service, please visit our support website at:

#### http://www.advantech.com/support

#### Note:

Concerning the environment protection, we'd like to reduce the paper using for the user's manual. Starting the page of *Appendix C*, please find the PDF file of the CD-ROM.

Part No. 20031721012nd EditionPrinted in TaiwanOctober 2001

# Contents

<b>1. I</b> n	trod	uction	1
	1.1	Features	
	1.2	Applications	
	1.3	Installation Guide	
	1.4	Software Overview	6
	1.5	DLL Driver Programming Roadmap	7
	1.6	Accessories	9
2. Ir	nstall	ation	10
	2.1	Unpacking	10
	2.2	Switch and Jumper Settings	12
	2.3	I/O Connector	13
	2.4	Driver Installation	15
	2.5	Hardware Installation	16
	2.6	Device Setup & Configuration	19
<b>3. S</b> i	ignal	Connections	23
	3.1	Overview	
	3.2	Analog Output Connections	
	3.3	Trigger Source Connections	
	3.4	Field Wiring Considerations	
Арр	endi	x A. Specifications	26
App	endi	x B. Block Diagram	28
Apr	endi	x C. Register Structure and Format	29
I. I.	$C_{1}$	Overview	20
	$C_{2}$	I/O Port Address Man	2) 29
	C3	D/A Channel $0/1/2/3$ Data - BASE+ $0/2/4/6H$	
	$C_{-}$	Board ID - BASE+10H	
	C 5	D/A Control - BASE+12H	
	0.5	Write Calibration Result to EEPROM - BASE+16H	
	0.0		
	C.6	All D/A channels Synchronized Setting - BASE+22H	
	C.6 C.7 C.8	All D/A channels Synchronized Setting - BASE+22H Synchronization strobe - BASE+24H	

C.10 Calibration Status - BASE+28H	38
C.11 I/O Setting Command and Status - BASE+2AH	39
C.12 Clear FIFO strobe - BASE+2CH	40
C.13 Clear FIFO strobe - BASE+2EH	40
C.14 82C54 Counter Chip - BASE+30/32/34/36H	41
C.15 DIO Write/Read-BASE+3EH	42
C.16 DMA FIFO Data Buffer - BASE+40/42H	42
Appendix D. Calibration	43
D.1 VR Assignment	44
D.2 D/A Calibration	44
D.3 Calibration Utility	46

# 1. Introduction

Thank you for buying the Advantech PCI-1721. The PCI-1721 is an advanced high-speed analog output card for PCI bus, and each of analog output channels is equipped with a 12-bit, double-buffered DAC.

It features many powerful and unique functions, like waveform output function with 10 MHz maximum update rate, auto-calibration function and Board ID.

The PCI-1721 is an ideal solution for industrial applications where high-speed continuous analog output or even real-time waveform output functions are required.

The following sections of this chapter will provide further information about features of the multifunction cards, a quick start for installation, together with some brief information on software and accessories for the PCI-1721 card.

## 1.1 Features

- 10 MHz maximum digital update rate
- D PCI-bus mastering for data transfer
- □ Auto calibration function
- □ 4 analog output channels with 1K FIFO
- A 12-bit DAC is equipped for each of analog output channels
- □ Real-time waveform output function with internal/external pacer
- □ Synchronized output function
- □ Flexible output types and output range settings
- □ Keeping the output settings and values after system reset
- □ 16-ch DIO and one 10MHz 16-bit resolution counter
- Board ID

The Advantech PCI-1721 offers the following main features:

#### **PCI-Bus Mastering Data Transfer**

The PCI-1721 supports *PCI-Bus mastering DMA* for high-speed data transfer and gap-free analog output. By setting aside a block of memory in the PC, the PCI-1721 performs bus-mastering data transfers without CPU intervention, setting the CPU free to perform other more urgent tasks such as data analysis and graphic manipulation. The function allows users to run all I/O functions simultaneously at full speed without losing data.

#### **Auto-calibration Function**

The PCI-1721 provides an auto-calibration function by using a calibration utility. The built-in calibration circuitry of the PCI-1721 corrects gain and offset errors in analog output channels thereby eliminating the need for external equipment and user adjustments.

#### Waveform Analog Output

The PCI-1721 provides four analog output channels. Both of them can perform continuous waveform output. The analog output can be up to 10MS/s for each analog output channel. Or you can load a cyclic waveform into an on-board FIFO, which will continuously output the cyclic waveform. The on-board FIFO of the PCI-1721 can store 2 to 1024 samples of the waveform.

#### Keeping the Output Settings and Values after system reset

Users can independently set the four outputs to different ranges:  $0 \approx +5V$ ,  $0 \approx +10V$ ,  $\pm 5V$ ,  $\pm 10V$ ,  $0 \approx 20$ mA or  $4 \approx 20$ mA, and all the ranges are software selectable. When the system is hot reset (power not shut down), the PCI-1721 can either retain the last analog output settings and values, or return to its default configuration, depending on jumper setting. This practical function eliminates danger caused by misoperation during unexpected system reset.

#### **On-board FIFO Memory**

The PCI-1721 provides an *on-board FIFO* (First In First Out) memory buffer, storing up to 1K samples for D/A conversion.

#### **Board ID**

The PCI-1721 has a built-in DIP Switch that helps define each card's ID when multiple PCI-1721 cards have been installed on the same PC chassis. The board ID setting function is very useful when users build their system with multiple PCI-1721 cards. With correct Board ID settings, you can easily identify and access each card during hardware configuration and software programming.

#### **On Board Programmable Timer/Counter**

PCI-1721 provides a programmable timer counter for generating pacer trigger for the D/A conversion. The timer/counter chip is 82C54, which includes three 16-bit counters of 10 MHz clock. One counter is used as an event counter for counting events coming from the input channel. The other two are cascaded together to make a 32-bit timer for pacer trigger time base.

#### Note:

▲ For detailed specifications of the PCI-1721, please refer to Appendix A, Specifications.

## **1.2 Applications**

- Process control
- Programmable voltage source
- Programmable current sink
- Servo control
- Multiple loop PID control
- Simulate function generator

## 1.3 Installation Guide

Before you install your PCI-1721 card, please make sure you have the following necessary components:

#### Deci-1721 DA&C card

#### Deci-1721 User's Manual

Driver software	Advantech DLL drivers (included in the companion CD-ROM)
Wiring cable	PCL-10168 (optional)
Wiring board	ADAM-3968 (optional)
Computer	Personal computer or workstation with a PCI-bus slot (running Windows 95/98/NT/ 2000)

Some other optional components are also available for enhanced operation:

Application software	ActiveDAQ, GeniDAQ or other third-party	
	software packages (the waveform output	
	function of Analog Output is not included)	

After you get the necessary components and maybe some of the accessories for enhanced operation of your Multifunction card, you can then begin the Installation procedures. Figure 1-1 on the next page provides a concise flow chart to give users a broad picture of the software and hardware installation procedures:



Fig. 1-1 Installation Flow Chart

## 1.4 Software Overview

Advantech offers a rich set of DLL drivers, third-party driver support and application software to help fully exploit the functions of your PCI-1721 card:

- DLL driver (on the companion CD-ROM)
- LabVIEW driver\*
- Advantech ActiveDAQ\*
- Advantech GeniDAQ\*

#### Note:

N The waveform output function of Analog Output is not included.

Programming choices for DA&C cards: You may use Advantech application software such as Advantech DLL driver. On the other hand, advanced users are allowed another option for register-level programming, although not recommended due to its laborious and time-consuming nature.

#### **DLL Driver**

The Advantech DLL Drivers software is included on the companion CD-ROM at no extra charge. It also comes with all the Advantech DA&C cards. Advantech's DLL driver features a complete I/O function library to help boost your application performance. The Advantech DLL driver for Windows 95/98/NT/2000 works seamlessly with development tools such as Visual C++, Visual Basic, Inprise C++ Builder and Inprise Delphi.

#### **Register-level Programming**

Register-level programming is reserved for experienced programmers who find it necessary to write codes directly at the level of device registers. Since register-level programming requires much effort and time, we recommend that you use the Advantech DLL drivers instead. However, if register-level programming is indispensable, you should refer to the relevant information in *Appendix C, Register Structure and Format*, or to the example codes included on the companion CD-ROM.

## 1.5 DLL Driver Programming Roadmap

This section will provide you a roadmap to demonstrate how to build an application from scratch using Advantech DLL driver with your favorite development tools such as Visual C++, Visual Basic, Delphi and C++ Builder. The step-by-step instructions on how to build your own applications using each development tool will be given in the *DLL Drivers Manual*. Moreover, a rich set of example source codes are also given for your reference.

#### **Programming Tools**

Programmers can develop application programs with their favorite development tools:

Uisual C++

Visual Basic

Delphi

C++ Builder

For instructions on how to begin programming works in each development tool, Advantech offers a *Tutorial* Chapter in the *DLL Drivers Manual* for your reference. Please refer to the corresponding sections in this chapter on the *DLL Drivers Manual* to begin your programming efforts. You can also take a look at the example source codes provided for each programming tool, since they can get you very well-oriented.

The *DLL Drivers Manual* can be found on the companion CD-ROM. Or if you have already installed the DLL Drivers on your system, The *DLL Drivers Manual* can be readily accessed through the *Start* button:

#### Start/Programs/Advantech Driver for 95 and 98 (or for NT/2000)/ Driver Manual

The example source codes could be found under the corresponding installation folder such as the default installation path:

#### \Program Files\Advantech\ADSAPI\Examples

For information about using other function groups or other development tools, please refer to the *Creating Windows 95/NT/2000 Application with DLL Driver* chapter and the *Function Overview* chapter on the *DLL Drivers Manual*.

#### Programming with DLL Driver Function Library

Advanech DLL driver offers a rich function library to be utilized in various application programs. This function library consists of numerous APIs that support many development tools, such as Visual C++, Visual Basic, Delphi and C++ Builder.

According to their specific functions or services, those APIs can be categorized into several function groups:

□ Analog Output Function Group

Digital Input/Output Function Group

□ Counter Function Group

Dert Function Group (direct I/O)

Event Function Group

For the usage and parameters of each function, please refer to the *Function Overview* chapter in the *DLL Drivers Manual*.

#### **Troubleshooting DLL Driver Error**

Driver functions will return a status code when they are called to perform a certain task for the application. When a function returns a code that is not zero, it means the function has failed to perform its designated function. To troubleshoot the DLL driver error, you can pass the error code to *DRV\_GetErrorMessage* function to return the error message. Or you can refer to the *DLL Driver Error Codes* Appendix in the *DLL Drivers Manaul* for a detailed listing of the Error Code, Error ID and the Error Message.

### 1.6 Accessories

Advantech offers a complete set of accessory products to support the PCI-1721 card. These accessories include:

#### Wiring Cable

□ PCL-10168 The PCL-10168 shielded cable is specially designed for PCI-1721 cards to provide high resistance to noise. To achieve a better signal quality, the signal wires are twisted in such a way as to form a "twistedpair cable", reducing cross-talk and noise from other signal sources. Furthermore, its analog and digital lines are separately sheathed and shielded to neutralize EMI/EMC problems.

#### Wiring Boards

□ ADAM-3968 The ADAM-3968 is a 68-pin SCSI wiring terminal module for DIN-rail mounting. This terminal module can be readily connected to the Advantech PC-Lab cards and allow easy yet reliable access to individual pin connections for the PCI-1721 card.



## 2. Installation

This chapter gives users a package item checklist, proper instructions about unpacking and step-by-step procedures for both driver and card installation.

## 2.1 Unpacking

After receiving your PCI-1721 package, please inspect its contents first. The package should contain the following items:

PCI-1721 card

Companion CD-ROM (DLL driver included)

☑ User's Manual

The PCI-1721 card harbors certain electronic components vulnerable to *electrostatic discharge* (ESD). ESD could easily damage the integrated circuits and certain components if preventive measures are not carefully paid attention to.

# Before removing the card from the antistatic plastic bag, you should take following precautions to ward off possible ESD damage:

- Touch the metal part of your computer chassis with your hand to discharge static electricity accumulated on your body. Or one can also use a grounding strap.
- Touch the anti-static bag to a metal part of your computer chassis before opening the bag.
- Take hold of the card only by the metal bracket when removing it out of the bag.

#### After taking out the card, first you should:

• Inspect the card for any possible signs of external damage (loose or damaged components, etc.). If the card is visibly damaged, please notify our service department or our local sales representative immediately. Avoid installing a damaged card into your system.

# Also pay extra caution to the following aspects to ensure proper installation:

- ✓ Avoid physical contact with materials that could hold static electricity such as plastic, vinyl and Styrofoam.
- ✓ Whenever you handle the card, grasp it only by its edges. DO NOT TOUCH the exposed metal pins of the connector or the electronic components.

#### Note:

Keep the anti-static bag for future use. You might need the original bag to store the card if you have to remove the card from PC or transport it elsewhere.

### 2.2 Switch and Jumper Settings

The PCI-1721 card has one function switch and five jumper settings.



Fig. 2-1 Card connector, jumper and switch locations Table 2-1: Summary of jumper settings

Names of Jumpers	Function description			
ID1	000	Keep last sta	atus after hot res	et.
JP1	000	Default confi	guration.	
JP6~JP9	000	4~20 mA	000	0~20 mA

#### Setting the time to reset the analog outputs

Some users will want the capability of clearing each analog output when the system (or PC) issues a reset signal on the PCI bus. Some users will want to clear their analog output only as part of system power-on.

The PCI-1721 satisfies both these needs by providing jumper JP1. Depending on the application, this capability may allow analog outputs to be "ZERO" without requiring a complete shutdown of processes controlled by the card.

Complete loss of power to the chip clears the chip memory. Thus, no matter how JP1 is set, if the power to the PCI-1721 is disconnected, the analog output initial power-on state will be "ZERO".

## 2.3 I/O Connector

#### **Pin Assignment**

Figure 2-2 shows the pin assignments for the 68-pin I/O connector on the PCI-1721.

	(		
REF_5V	68	34	REF_10V
VOUT0	67	33	VOUT1
AGND	66	32	AGND
IOUT0	65	31	IOUT1
REF_V0	64	30	REF_V1
AGND	63	29	AGND
VOUT2	62	28	VOUT3
AGND	61	27	AGND
IOUT2	60	26	IOUT3
REF_V2	59	25	REF_V3
AGND	58	24	AGND
NC	57	23	NC
AGND	56	22	AGND
NC	55	21	NC
NC	54	20	NC
AGND	53	19	AGND
NC	52	18	NC
AGND	51	17	AGND
NC	50	16	NC
NC	49	15	NC
AGND	48	14	AGND
DIO0	47	13	DIO1
DIO2	46	12	DIO3
DIO4	45	11	DIO5
DIO6	44	10	DIO7
DIO8	43	9	DIO9
DIO10	42	8	DIO11
DIO12	41	7	DIO13
DIO14	40	6	DIO15
DGND	39	5	DGND
CNT0_CLK	38	4	FIFO_OUT
CNT0_OUT	37	3	EXT_GATE
CNT0_GATE	36	2	EXT_CLK
+12V	35	1	+5V
	$\langle \rangle$		
	$\sim$	/	
		$\searrow$	

Fig. 2-2 I/O connector pin assignments for the PCI-1721

#### I/O Connector Signal Description

Signal Name	Reference	Direction	Description
Vout<03>	AGND	Output	Voltage Output, Channels 0 through 3.
Iout<03>	AGND	Output	Current Output, Channels 0 through 3.
REF_V<03>	AGND	Input	External Reference, Channel 0 through 3.
AGND	-	-	Analog Ground. The two ground references (AGND and DGND) are connected together on the PCI-1721 card.
REF_10V	AGND	Output	+10 VDC Reference.
REF_5V	AGND	Output	+5 VDC Reference.
DI0<015>	DGND	-	Digital Input / Output signals. These pins are digital input / Output channel 0 to 15.
DGND	-	-	Digital Ground. The two ground references (AGND and DGND) are connected together on the PCI-1721 card.
CNT0_CLK	DGND	Input	Counter 0 Clock Input. The clock input of counter 0 can be either external (up to 10 MHz) or internal (1 MHz), as set by software.
CNT0_OUT	DGND	Output	Counter 0 Output.
CNT0_GATE	DGND	Input	Counter 0 Gate Control.
FIFO_OUT	DGND	Output	FIFO Output. This pin pulses once for each FIFO clock when turned on. If D/A conversion is in the FIFO trigger mode, users can use this signal as a synchronous signal for other applications. A low-to-high edge triggers D/A conversion to start.
EXT_GATE	DGND	Input	D/A External Trigger Gate. When EXT_GATE is connected to +5 V, it will enable the external trigger signal to input. When EXT_GATE is connected to DGND, it will disable the external trigger signal to input.
EXT_CLK	DGND	Input	D/A External Trigger Clock. This pin is external trigger clock input for the D/A conversion. A low-to-high edge triggers D/A conversion to start.
+12V	DGND	Output	+12 VDC Source (from PCI bus directly with FUSE protection).
+5V	DGND	Output	+5 VDC Source (from PCI bus directly with FUSE protection).

#### Table 2-2 I/O Connector Signal Description



Fig. 2-3 FIFO block diagram of PCI-1721

## 2.4 Driver Installation

We recommend you to install the driver before you install the PCI-1721 card into your system, since this will guarantee a smooth installation process.

The 32-bit DLL driver Setup program for the PCI-1721 card is included on the companion CD-ROM that is shipped with your DA&C card package. Please follow the steps below to install the driver software:

- Step 1: Insert the companion CD-ROM into your CD-ROM drive.
- **Step 2:** The Setup program will be launched automatically if you have the autoplay function enabled on your system. When the Setup Program is launched, you'll see the following Setup Screen.

#### Note:

▲ If the autoplay function is not enabled on your computer, use Windows Explorer or Windows *Run* command to execute SETUP.EXE on the companion CD-ROM.



Fig. 2-4 The Setup Screen of Advantech Automation Software

#### Step 3: Select the *DLL Drivers* option.

**Step 4:** Select the *Windows 95/98 or Windows NT or Windows 2000* option according to your operating system. Just follow the installation instructions step by step to complete your DLL driver setup.



Fig. 2-5 Different options for Driver Setup

For further information on driver-related issues, an online version of *DLL Drivers Manual* is available by accessing the following path:

Start/Programs/Advantech Driver for 95 and 98 (or for NT/2000)/ Driver Manual

## 2.5 Hardware Installation

#### Note:

Make sure you have installed the driver first before you install the card (please refer to 2.4 Driver Installation)

After the DLL driver installation is completed, you can now go on to install the PCI-1721 card in any PCI slot on your computer. But it is suggested that you should refer to the computer user manual or related documentation if you have any doubt. Please follow the steps below to install the card on your system.

- **Step 1:** Turn off your computer and unplug the power cord and cables. TURN OFF your computer before installing or removing any components on the computer.
- Step 2: Remove the cover of your computer.
- Step 3: Remove the slot cover on the back panel of your computer.
- **Step 4:** Touch the metal part on the surface of your computer to neutralize the static electricity that might be on your body.
- **Step 5:** Insert the 1721 card into a PCI slot. Hold the card only by its edges and carefully align it with the slot. Insert the card firmly into place. Use of excessive force must be avoided, otherwise the card might be damaged.
- **Step 6:** Fasten the bracket of the PCI card on the back panel rail of the computer with screws.
- **Step 7:** Connect appropriate accessories (68-pin cable, wiring terminals, etc. if necessary) to the PCI card.
- **Step 8:** Replace the cover of your computer chassis. Re-connect the cables you removed in step 2.
- Step 9: Plug in the power cord and turn on the computer .

#### Note:

In case you installed the card without installing the DLL driver first, Windows 95/98 will recognize your card as an "unknown device" after rebooting, and will prompt you to provide the necessary driver. You should ignore the prompting messages (just click the *Cancel* button) and set up the driver according to the steps described in 2.4 Driver Installation.

After the PCI-1721 card is installed, you can verify whether it is properly installed on your system in the *Device Manager*:

- 1. Access the *Device Manager* through *Control Panel/System/Device Manager*.
- 2. The *device name* of the PCI-1721 should be listed on the *Device Manager* tab on the System *Property* Page.

#### Chapter 2



Fig. 2-6 The device name listed on the Device Manager

#### Note:

If your card is properly installed, you should see the *device name* of your card listed on the *Device Manager* tab. If you do see your device name listed on it but marked with an exclamation sign "!", it means your card has not been correctly installed. In this case, remove the card device from the *Device Manager* by selecting its device name and press the *Remove* button. Then go through the driver installation process again.

After your card is properly installed on your system, you can now configure your device using the *Device Installation* Program that has itself already been installed on your system during driver setup. A complete device installation procedure should include *device setup*, *configuration* and *testing*. The following sections will guide you through the Setup, Configuration and Testing of your device.

## 2.6 Device Setup & Configuration

The *Device Installation* program is a utility that allows you to set up, configure and test your device, and later stores your settings on the system registry. These settings will be used when you call the APIs of Advantech 32-bit DLL drivers.

#### Setting Up the Device

Step 1: To install the I/O device for your card, you must first run the Device Installation program (by accessing Start/Programs/ Advantech Driver for 95 and 98 (or for NT/2000)/Device Installation).



Fig. 2-7 The Advantech Device Installation utility program

Step 2: On the *Device Installation* program window, select the *Setup* menu item on the menu bar, and click the *Device* command (Fig. 2-7) to bring up the *I/O Device Installation* dialog box (Fig. 2-8). You can then view the device(s) already installed on your system (if any) on the *Installed Devices* list box. Since you haven't installed any device yet, you might see a blank list such as the one on the next page (Fig. 2-7).

Advantech IO Device Installation	×
-Installed Devices:	
My Computer	<u>S</u> etup <u>R</u> emove <u>I</u> est <u>Q</u> K
List of Devices:	
Advantech PCI-1716 Advantech PCI-1720 Advantech PCI-1721 Advantech PCI-1731 Advantech PCI-1731 Advantech PCI-1750	▲ <u>A</u> dd ▼

Fig. 2-8 The I/O Device Installation dialog box

Step 3: Scroll down the *List of Devices* box to find the device that you wish to install, then click the *Add...* button to evoke the *Device(s) found* dialog box such as one shown in Fig. 2-9. The *Device(s) found* dialog box lists all the installed devices on your system. Select the device you want to configure from the list box and press the *OK* button. After you have clicked *OK*, you will see a *Device Setting* dialog box such as the one in Fig. 2-10.

Advantech PCI-1721 device(s) found	×
List below is how many PCI-1721 cards on Please select one from	
Device PCI-1721 Slot= 0 1/0= 6600H IRQ= 1 OK	
Cancel	

Fig. 2-9 The "Device(s) Found" dialog box

#### **Configuring the Device**

**Step 4:** On the *Device Setting* dialog box (Fig. 2-10), you can configure the voltage source either as *External or Internal*, and specify the voltage output range for the 4 D/A channels.

PCI-1721 Device Setting	×
Base Address : 6600 Hex Interrupt (	Channel A
D/A Voltage Ref - Channel 0 C External Unipolar C External Bipolar Internal 0 ~ 5V	D/A Voltage Ref - Channel 2 C External Unipolar C External Bipolar Internal 0 ~ 5V
C External Unipolar C External Bipolar	C External Unipolar C External Bipolar
	© Internal 0 ~ 5√ ▼
	DIO Configuration
<u>D</u> K <u>C</u> ancel	Low byte
Help About	High byte OUT 💌

Fig. 2-10 The Device Setting dialog box

#### Note:

▶ Users can configure the source of D/A reference voltage either as *Internal or External*, and select the output voltage range. When selecting voltage source as *Internal*, users have six options for the output voltage ranges and current ranges:  $0 \sim 5 V$ ,  $0 \sim 10 V$ ,  $-5 \sim 5 V$ ,  $-10 \sim 10 V$ ,  $0 \sim 20 mA$  and  $4 \sim 20 mA$ .

When selected as *External*, the output voltage range is determined by the external reference voltage in the following way :

By inputting an external reference voltage: -xV, where  $|x| \le 10$ , you will get a output voltage range: 0 to xV.

#### Chapter 2

**Step 5:** After you have finished configuring the device, click *OK* and the *device name* will appear in the *Installed Devices* box as seen below:

Advantech IO Device Installation	×
Installed Devices:	
E- ₩ Y Computer	Setup Remove
List of Devices:	
Advantech PCI-1716 Advantech PCI-1720 Advantech PCI-1721 Advantech PCI-1721 Advantech PCI-1731 Advantech PCI-1750	<u>A</u> dd

Fig. 2-11 The Device Name appearing on the list of devices box

#### Note:

▲ As we have noted, the *device name "000:PCI-1721 I/O=6600H"* begins with a *device number* "000", which is specifically assigned to each card. The *device number* is passed to the driver to specify which device you wish to control.

After your card is properly installed and configured, you can click the *Test...* button to test your hardware by using the testing utility we supplied. For more detailed information, please refer to *Chapter 2* of the *DLL Drivers Manual*.

You can also find the rich examples on the CD-ROM to speeding up your programming.



# 3. Signal Connections =

## 3.1 Overview

Maintaining signal connections is one of the most important factors in ensuring that your application system is sending and receiving data correctly. A good signal connection can avoid unnecessary and costly damage to your PC and other hardware devices. This chapter provides useful information about how to connect input and output signals to the PCI-1721 via the I/O connector.

## 3.2 Analog Output Connections

The PCI-1721 provides four D/A output channels,  $Vout_0 \sim Vout_3$ and  $Iout_0 \sim Iout_3$ . Users may use the PCI-1721 internally-provided precision -5V (-10V) reference to generate 0 to +5 V (+10 V) D/A output range. Users also may create D/A output range through external references,  $REF_V0 \sim REF_V3$ . The external reference input range is +/-10 V. For example, connecting with an external reference of -7 V will generate 0 ~ +7 V D/A output.

Figure 3-1 shows how to make analog output and external reference input connections on the PCI-1721.



Figure 3-1: Analog output connections

## 3.3 Trigger Source Connections

#### **Internal Pacer Trigger Connection**

The PCI-1721 includes one 82C54 compatible programmable Timer/ Counter chip which provides three 16-bit counters connected to a 10 MHz clock, each designated specifically as *Counter 0, Counter 1* and *Counter 2. Counter 0* is a counter which counts events from an input channel or outputing pulse. *Counter 1* and *Counter 2* are cascaded to create a 32-bit timer for pacer triggering. A low-to-high edge from the *Counter 2* output (*PACER\_OUT*) will trigger an A/D conversion on the PCI-1721. At the same time, you can also use this signal as a synchronous signal for other applications.

#### **External Trigger Source Connection**

In addition to pacer triggering, the PCI-1721 also allows external triggering for A/D conversions. When a +5 V source is connected to *EXT\_GATE*, the external trigger function is enabled. A low-to-high edge coming from *EXT\_CLK* will trigger an A/D conversion on the PCI-1721. When *DGND* is connected to *TRG\_GATE*, the external trigger function is thereby disabled.

## 3.4 Field Wiring Considerations

When you use the PCI-1721 to acquire data from outside, noises in the environment might significantly affect the accuracy of your measurements if due cautions are not taken. The following measures will be helpful to reduce possible interference running signal wires between signal sources and the PCI-1721.

- The signal cables must be kept away from strong electromagnetic sources such as power lines, large electric motors, circuit breakers or welding machines, since they may cause strong electromagnetic interference. Keep the analog signal cables away from any video monitor, since it can significantly affect a data acquisition system.
- If the cable travels through an area with significant electromagnetic interference, you should adopt individually shielded, twisted-pair wires as the analog input cable. This type of cable has its signal wires twisted together and shielded with a metal mesh. The metal mesh should only be connected to one point at the signal source ground.
- Avoid running the signal cables through any conduit that might have power lines in it.
- If you have to place your signal cable parallel to a power line that has a high voltage or high current running through it, try to keep a safe distance between them. Or, you should place the signal cable at a right angle to the power line to minimize the undesirable effect.
- The signals transmitted on the cable will be directly affected by the quality of the cable. In order to ensure better signal quality, we recommend that you use the PCL-10168 shielded cable.



# Appendix A. Specifications —

#### Analog Output

Channels	4		
Resolution	12-bit		
FIFO Size		1K samples	
Operation mode	Single / Continu	uous / Waveform / Synchronized output	
Output Range (Internal &	Using Internal Reference	0~+5V, 0~+10V, -5~+5V, -10~+10V, 0~20mA, 4~20mA	
External Reference)	Using External Reference	$\begin{array}{l} 0 \sim +x \ V @ \ +x \ V & (-10 \leq x \leq 10) \\ -x \sim +x \ V @ \ +x \ V & (-10 \leq x \leq 10) \end{array}$	
	Relative	±1 LSB	
Accuracy	Differential Non-linearity	±1 LSB (monotonic)	
Offset	< 1 LSB		
Slew Rate	10 V/µs		
Driving Capability	±10 mA		
Output Impedance	0.1 Ω max.		
Max. Update Rate	10 MHz (max. for one channel)		
Settling Time	5µs (to ±1 LSB of FSR)		
	10 MHz Max.		
External Clock Input	Low	0.8 V max.	
<b>X</b> = 1	High	2.0 V min.	
External TTL	Low	0.8 V max.	
Trigger Input	High	2.0 V min.	

#### **Digital Input /Output**

Input Channels	16 (	(bi-directional)
Number of ports		2
Input Voltago	Low	0.8 V max.
input voltage	High	2.0 V min.
Output Voltage	Low	0.5 V max. @ +24 mA (sink)
Output vonage	High	2.0 V min. @ -15 mA (source)

#### **Counter/Timer**

Channels		1
Resolution	16	-bit
Compatibility	TTL	level
Base Clock	10 1	MHz
Max. Input Frequency	10 1	MHz
Clock Innut	Low	0.8 V max.
Сюск при	High	2.0 V min.
Coto Immut	Low	0.8 V max.
Gate input	High	2.0 V min.
Counton Output	Low	0.5 V max. @ +24 mA
Counter Output	High	2.4 V min. @ -15 mA

#### General

I/O Connector Type	68-pin SC	SI-II female
Dimensions	175 mm x 100	mm (6.9" x 3.9")
Borrow Congruention	Typical	+5 V @ 850 mA +12 V @ 600 mA
rower Consumption	Max.	+5 V @ 1 A +12 V @ 700 mA
Tomporatura	Operation	0~+60° C (32~140° F) (refer to IEC 68-2-1,2)
remperature	Storage	-20~+85° C (-4~185° F)
Relative Humidity	5~95%RH non-condens	ing (refer to IEC 68-2-3)
Certification	CE ce	ertified

# Appendix B. Block Diagram



## Appendix Appendix C. Register Structure and Format

## C.1 Overview

The PCI-1721 is delivered with an easy-to-use 32-bit DLL driver for user programming under the Windows 95/98/NT/2000 operating system. We advise users to program the PCI-1721 sing the 32-bit DLL driver provided by Advantech to avoid the complexity of low-level programming by register.

The most important consideration in programming the PCI-1721 the register level is to understand the function of the card's registers. The information in the following sections is provided only for users who would like to do their own low-level programming.

## C.2 I/O Port Address Map

The PCI-1721 requires 32 consecutive addresses in the PC's I/O space. The address of each register is specified as an offset from the card's base address. For example, BASE+0 is the card's base address and BASE+7 is the base address plus seven bytes.

The table C-1 shows the function of each register of the PCI-1721 or driver and its address relative to the card's base address.

Ba	ise							PCI-12	721 Re	gister I	Format						
Add + H	ress IEX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w							D/A	A Chan	nel 0 D	ata						
011	vv	Х	х	х	х	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
011	q								N	/A							
	ĸ																
	w							D/A	A Chan	nel 1 D	ata						
2Н		х	х	х	х	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
211	R								N	/A							
	~																
	w			-	-		-	D/A	A Chan	nel 2 D	ata						
4H		Х	х	х	Х	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
	R		-						N	/A		_					
	~																
	w			r	-		-	D/A	A Chan	nel 3 D	ata						
6Н		х	х	х	х	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
	R								N	/A							
	w			-					N	/A							
10H																	
	R			1	-		-		Boar	d ID							
		0	0	0	0	0	0	0	0	0	0	0	0	BD3	BD2	BD1	BD0
	w	VDEE	VDEE	VDEE	VDEE	MOD	MOD	D/A MOD	Contro	l Comr	nand						
12H		_3	_2	_1	_0	_3	_2	_1	_0	UB_3	R_3	UB_2	R_2	UB_1	R_1	UB_0	R_0
	R			1	-		-	D/	A Cont	rol Sta	tus						
		VREF _3	VREF _2	VREF _1	VREF _0	_3	_2	_1	_0 _0	UB_3	R_3	UB_2	R_2	UB_1	R_1	UB_0	R_0
	w						Write	Calib	ation F	Result t	to EEP	ROM					
16H		Х	х	UB	R	Х	SEL1	SEL0	Р	D7	D6	D5	D4	D3	D2	Dl	D0
	R		-	r					N	/A							
	, n																

#### Table C-1 PCI-1721 register format (Part 1)

Ba	ise							PCI-12	721 Re	gister l	Format						
+ H	IEX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w					All	D/A ch	annels	Synchr	onized	Setting	g Comn	nand				
22Н	**	Х	х	х	Х	Х	х	х	Х	х	х	х	х	х	х	х	SYNC
2211	р					A	ll D/A (	channel	s Sync	hronize	d Setti	ng Stat	tus				
	ĸ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SYNC
	w							Sync	hroniz	ation S	trobe						
24H		Х	Х	х	х	Х	х	х	Х	Х	х	х	х	х	х	х	Х
	R			1				1	N	/A				-		-	
	w			1			(	Calibrat	tion Set	tting C	omman	d		-		-	
26H		Х	Х	UB	R	Х	SEL1	SEL0	Р	D7	D6	D5	D4	D3	D2	Dl	D0
	R			1			1	Calib	ration S	etting	Status	1		-		-	
		0	0	UB	R	0	SEL1	SEL0	Р	D7	D6	D5	D4	D3	D2	Dl	D0
	w			1			1	1	N	/A							
28H																	
28H	R			1			1	С	alibrati	on Stat	tus						a
		0	0	0	0	0	0	0	0	0	0	0	0	0	REQ	INIT	RDY
	w							I/O	Setting	Comn	nand						
24н		Х	х	Х	Х	Х	х	Х	Х	х	FIFO_ C1	FIFO_ C0	HDIO	LDIO	х	GATE0	8254_ CNT0
2/111	Ð							I/	O Setti	ng Stat	us			-			
	ĸ	0	0	0	0	0	0	0	0	0	FIFO_ C1	FIFO_ C0	HDIO	LDIO	0	GATE0	8254_ CNT0
	w							C	ear FII	FO stro	be						
2СН		х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х
2011	R								N	/A							
	ĸ																
	w								N	/A							
2EH																	
	R			1				1	FIFO	Status							
		0	0	0	0	0	0	0	0	0	0	0	0	0	F/F	F/H	F/E

#### Table C-1 PCI-1721 register format (Part 2)

Ba	se							PCI-17	721 Re	gister I	Format						
Add + H	ress EX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w							82C54	Counte	r 0 Co	mmand	l					
3011	**	Х	х	Х	х	х	х	х	х	D7	D6	D5	D4	D3	D2	Dl	D0
5011	R							82C5	4 Cour	iter 0 S	tatus						
		0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	Dl	D0
	w							82C54	Counte	r 1 Co	mmand	l					
32H		Х	Х	Х	Х	Х	Х	Х	Х	D7	D6	D5	D4	D3	D2	Dl	D0
	R		1	-	-	1		82C5	4 Cour	ter 1 S	tatus						
		0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
	w							82C54	Counte	r 2 Co	mmand						
34H		Х	Х	Х	Х	Х	Х	Х	Х	D7	D6	D5	D4	D3	D2	D1	D0
	R							82C5	4 Cour	iter 2 S	status						
		0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
	w	v	v	v	v	v	v	82054	Contr	ol Con	mand	D.5	D.		DA	DI	DO
36H		А	А	А	А	А	А	л 820	A 54 Cor	D/	Do	D5	D4	D3	D2	DI	D0
	R	0	0	0	0	0	0	020	0	D7	D6	D5	D4	D3	D2	DI	D0
			÷					D	IO Wri	te Stro	be						
	w	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	DI	D0
3EH								D	IO Rea	d Stro	be						
	R	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	Dl	D0
							DMA	A FIFO	Data l	Buffer	(lower	word)					
4011	w	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	Dl	D0
40H	р								N	/A							
	ĸ																
	w						DMA	A FIFO	Data I	Buffer	upper	word)					
42H		D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	R								N	/A							

#### Table C-1 PCI-1721 register format (Part 3)

## C.3 D/A Channel 0/1/2/3 Data - BASE+0/2/4/6H

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
011	w							D/A	A Chan	nel 0 D	ata						
UH	w	х	х	Х	х	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
211	w		D/A Channel 1 Data														
211	vv	х	Х	Х	х	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
411	w							D/A	A Chan	nel 2 D	ata						
411	vv	х	Х	Х	х	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
611	w							D/A	A Chan	nel 3 D	ata						
011	**	х	х	Х	х	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
	1 T			D/4	Jate	_											

#### Table C-2 PCI-1721 Register for D/A channel 0 data

#### DA11 ~ DA0 D/A data

the least significant bit (LSB) of the D/A data DA0 the most significant bit (MSB) DA11

## C.4 Board ID - BASE+10H

The PCI-1721 offers Board ID register BASE+10H. With correct Board ID settings, user can easily identify and access each card during hardware configuration and software programming.

#### Table C-3 PCI-1721 Board ID data

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1011	р								Boar	d ID							
101	ĸ	0	0	0	0	0	0	0	0	0	0	0	0	BD3	BD2	BD1	BD0
BD3	5 ~ D	BO		Boa	rd II	)											

LSB of the Board ID BD0 MSB of the Board ID BD3

## C.5 D/A Control - BASE+12H

		_															
Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								D/A	Contro	l Com	nand						
1011	w	VREF _3	VREF _2	VREF _1	VREF _0	MOD _3	MOD _2	MOD _1	MOD _0	UB_3	R_3	UB_2	R_2	UB_1	R_1	UB_0	R_0
12H	n							D/	A Cont	rol Sta	tus						
	к	VREF _3	VREF _2	VREF _1	VREF _0	MOD _3	MOD _2	MOD _1	MOD _0	UB_3	R_3	UB_2	R_2	UB_1	R_1	UB_0	R_0

#### Table C-4 PCI-1721 Register for D/A control

<b>R_</b> <i>n</i>	D/A cl	hannel <i>n</i> output voltage range
	0	5V
	1	10V
UB_n	D/A cl	nannel <i>n</i> unipolar or bipolar output
	0	Unipolar
	1	Bipolar
MOD_n	D/A cl	nannel <i>n</i> output mode
	0	Direct output (normal)
	1	Waveform output
VREF_n	D/A cl	hannel <i>n</i> voltage reference source
	0	Internal
	1	External

## C.6 Write Calibration Result to EEPROM - BASE+16H

Table C-5 PCI-1721 Register for write calibration result to EEPROM

Base	Base Addr. 15 1 16H W X 2 D7 ~ D0 SEL1 ~ SEL0 R			13	12	11	10	9	8	7	6	5	4	3	2	1	0
1611	w						Write	Calib	ration I	Result t	o EEP	ROM					
1011	w	х	х	UB	R	х	SEL1	SEL0	Р	D7	D6	D5	D4	D3	D2	D1	D0
D7 ~	- D0			Cali D0	ibrat	t <b>ion</b> : th	<b>resu</b> e lea	<b>lt da</b> st si	<b>ta</b> gnifi	cant	bit (	LSE	B) of	the o	lata		
				D7		th	e mo	ost si	gnifi	icant	bit	MS	B)				
Р				Gai	n re	sult	or O	ffset	t res	ult							
				0		G	ain										
				1		0	ffset										
SEL	1~8	SEL(	)	Sele	ect D	/A c	han	nel									
				00		C	hann	el 0									
				01		C	hann	el 1									
				10		C	hann	el 2									
				11		C	hann	el 3									
R				D/A	cha	nnel	out	put v	olta	ge ra	inge						
				0		5	V										
				1		10	)V										
UB				D/A	cha	nnel	unij	pola	r or t	oipol	aro	utpu	t				
				0		U	nipo	lar				-					
				1		B	ipola	r									

## C.7 All D/A channels Synchronized Setting -BASE+22H

The PCI-1721 provides the innovation function which all D/A channels can output the data synchronization.

Table C-6 PCI-1721 Register for all D/A channels synchronized setting

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w					All I	D/A ch	annels	Synchr	onized	Setting	Com	nand				
2211	vv	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	SYNC
2211	р					A	1 D/A o	channel	s Sync	hronize	d Setti	ng Stat	us				
	ĸ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SYNC

SYNC

#### All D/A channels synchronized setting

- 0 Disable
- 1 Enable

## C.8 Synchronization strobe - BASE+24H

Write any values to **BASE+24H**, all D/A channels will output data synchronization.

#### Table C-7 PCI-1721 Register for synchronization strobe

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2411	***							Syı	ıchroni	zed Str	obe						
2411	w	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

## C.9 Calibration Setting - BASE+26H

#### Table C-8 PCI-1721 Register for calibration command and status

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w						(	Calibra	tion Se	tting C	omman	d					
2611	vv	х	х	UB	R	х	SEL1	SEL0	Р	D7	D6	D5	D4	D3	D2	Dl	D0
2011	n							Calib	ration S	Setting	Status						
	к	0	0	UB	R	0	SEL1	SEL0	Р	D7	D6	D5	D4	D3	D2	D1	D0
<b>D</b> 7	ЪA			<b>C</b> -1	1	•		4.1.	4								
^ / ע	- D0				ora	lion	resu	it da	<b>га</b> 								
				D0		th	e lea	st si	gnifi	cant	bit (	LSE	<b>s</b> ) of	the c	lata		
				D7		th	e mo	ost si	gnifi	icant	bit (	(MS)	B)				
Р				Gai	n res	sult	or O	ffset	t res	ult							
				0		G	ain										
				1		0	ffset										
SEL	1~S	SEL(	)	Sele	ect D	/A c	han	nel									
				00		C	hann	el 0									
				01		C	hann	el 1									
				10		C	hann	el 2									
				11		C	hann	el 3									
R				D/A	cha	nnel	onti	out v	olta	ge ra	nge						
				0		51	V		0100	8							
				1		10	v										
				1		10											
UB				D/A	cha	nnel	unij	polai	r or h	oipol	aro	utpu	t				
				0		U	nipo	lar									
				1		B	ipola	r									

## C.10 Calibration Status - BASE+28H

#### Table C-9 PCI-1721 Register for calibration status

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								С	alibrati	on Stat	us						
28H	к	0	0	0	0	0	0	0	0	0	0	0	0	0	CALI_ REQ	CALI_ INIT	CALI_ RDY

#### CALI RDY Calibration activate bit This bit indicates whether the calibration command is finish. **0** means that the calibration command is finish CALI INIT Calibration initial bit This bit indicates whether the calibration controller is initialed. **0** means that the calibration controller is initial. CALI\_REQ **Calibration request bit** This bit indicates whether the calibrate command send to the calibration controller is completed.

**0** means that the command is sent completed.

## C.11 I/O Setting Command and Status - BASE+2AH

#### Table C-10 PCI-1721 Register for I/O setting

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								I/O	Setting	Com	nand						
24.11	w	х	х	х	х	х	х	х	х	х	FIFO_ C1	FIFO_ C0	HDIO	LDIO	х	GATE0	8254_ CNT0
2АП								I/	O Setti	ng Stat	tus						
	ĸ	0	0	0	0	0	0	0	0	0	FIFO_ C1	FIFO_ C0	HDIO	LDIO	0	GATE0	8254_ CNT0

8254_CNT0	Select	clock source of 82C54 counter 0
	0	10 MHz clock
	1	82C54 counter 0 clock (from pin 38 of CN1)
GATE0	Gate o	control of 82C54 counter 0
	0	Disable 82C54 counter 0
	1	Enable 82C54 counter 0
LDIO	Settin	g the LOW byte DIO as input or output
	0	Output
	1	Input
HDIO	Settin	g the HIGH byte DIO as input or output
	0	Output
	1	Input
FIFO_C1~FIF	FO_C0	
	Select	FIFO clock source
	00	Clock from 82C54. The limitation is 2.5 MHz
	01	5 MHz
	10	10 MHz
	11	Clock from external. The limitation is 10 MHz

#### Note:

The default configuration of the digital output channels is a logic 0. This avoids damaging external devices during system start-up or reset since the power on status is set to the default value.

You can refer to Fig.2-3 (*FIFO block diagram*) to get more clear description.

## C.12 Clear FIFO strobe - BASE+2CH

Write any values to **BASE+2CH** to clear the FIFO.

Table C-11 PCI-1721 Register for clear FIFO strobe

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
асн	w							Cl	ear FII	FO stro	be						
2СП	vv	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

## C.13 Clear FIFO strobe - BASE+2EH

#### Table C-12 PCI-1721 Register for clear FIFO strobe

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2EH	a								FIFO	Status							
2EH	ĸ	0	0	0	0	0	0	0	0	0	0	0	0	0	F/F	F/H	F/E

F/E	FIFO Empty flag This bit indicates whether the FIFO is empty. 0 means that the FIFO is empty.
F/H	FIFO Half-full flag This bit indicates whether the FIFO is half-full. 0 means that the FIFO is half-full.
F/F	FIFO Full flag This bit indicates whether the FIFO is full. 0 means that the FIFO is full.

Base A	ddr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w							82C54	Counte	er 0 Co	mmand	I					
2011	w	Х	х	х	х	х	Х	х	Х	D7	D6	D5	D4	D3	D2	D1	D0
30H	n							82C5	4 Cour	nter 0 S	tatus						
	к	0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
	w							82C54	Counte	er 1 Co	mmand	l					
2211	vv	х	Х	х	Х	Х	Х	Х	Х	D7	D6	D5	D4	D3	D2	D1	D0
32H	р							82C5	4 Cour	ter 1 S	status						
	ĸ	0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
	w							82C54	Counte	er 2 Co	mmand	l					
2411	**	х	Х	х	Х	х	Х	Х	Х	D7	D6	D5	D4	D3	D2	Dl	D0
3411	ъ							82C5	4 Cour	nter 2 S	status						
	ĸ	0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	Dl	D0
	w							82C54	4 Contr	ol Con	ımand						
36H		Х	Х	Х	Х	Х	Х	Х	Х	D7	D6	D5	D4	D3	D2	D1	D0
5011	R							820	54 Cor	trol St	atus						
	Λ	0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0

## C.14 82C54 Counter Chip - BASE+30/32/34/36H

The four registers of <b>BASE+30/32/34/36H</b> are used for the 82 programmable timer/counter. For detailed information, Intel <sup>®</sup> 82 User's Manual is available by accessing the following path on ROM:	2C54 2C54 CD-

### Table C-13 PCI-1721 Register for82C54 counter chip

\Document\Intel 82C54 manual.pdf

## C.15 DIO Write/Read- BASE+3EH

#### Table C-14 PCI-1721 Register for DIO write/read strobe

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	w							1	Write I	)O data	a						
2511	w	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	Dl	D0
SER	р								Read I	DI data	l						
	к	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	Dl	D0

## C.16 DMA FIFO Data Buffer - BASE+40/42H

The PCI-1721 provides the 32-bit FIFO. Write the data (pattern) which you want to output to **BASE+40/42H**, then the data will transfer to the FIFO.

Table C-15 PCI-1721 Register for DMA FIFO data buffer

Base	Addr.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
4011	w						DMA	A FIFO	Data 1	Buffer	(lower	word)					
4011	vv	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	Dl	D0
4211	w						DMA	A FIFO	Data l	Buffer	(upper	word)					
42 <b>П</b>	vv	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	Dl	D0

## Appendix D. Calibration

This chapter provides brief information on PCI-1721 calibration. Regular calibration checks are important to maintain accuracy in *data acquisition and control* applications. We provide the calibration programs or utility on the companion CD-ROM to assist you in D/A calibration.

#### Note:

If you installed the program to another directory, you can find these programs in the corresponding subfolders in your destination directory.

The PCI-1721 has been calibrated at the factory for initial use. However, a calibration of the analog input and the analog output function every six months is recommended.

These calibration programs make calibration an easy job. With a variety of prompts and graphic displays, these programs will lead you through the calibration and setup procedures, showing you all the correct settings and adjustments.

To perform a satisfactory calibration, you will need a 4½-digit digital multi-meter and a voltage calibrator or a stable, noise-free D. C. voltage source.

#### Note:

Sefore you calibrate the D/A function, you must turn on the power at least 15 minutes to make sure the DA&C card getting stable.

A calibration utility, AutoCali, is included on the companion CD-ROM :

AutoCali.EXE PCI-1721 calibration utility

This calibration utility is designed for the Microsoft<sup>®</sup> Windows environment. Access this program from the default location:

#### C:\Program Files\Advantech\ADSAPI\Utility\PCI1721

## D.1 VR Assignment

There is one variable resistor (VR1) on the PCI-1721 to adjust the accurate reference voltage on the PCI-1721. We have provided a test point (See J6 in Figure D-1) for you to check the reference voltage on board. Before you start to calibrate A/D and D/A channels, please adjust VR1 until the reference voltage on J6 has reached +10.0000 V. Figure D-1 shows the locations of VR1 and J6.



Figure D-1: PCI-1721 VR assignment

## D.2 D/A Calibration

You can select an on-board +5V or +10V *internal reference voltage* or an *external voltage* as your analog output reference voltage. If you use an external reference, connect the reference voltage within the  $\pm 10V$  range to the reference input of the D/A output channel you want to calibrate. Then adjust the gain value, unipolar offset voltage, bipolar offset voltage, respectively, of D/A channels 0 and 1 with the *Calibration Command and Data register* (BASE+26H).

#### Note:

Using a precision voltmeter to calibrate the D/A outputs is recommended. The auto-calibration program AutoCali.EXE helps you finish the D/A calibration procedure automatically. Although the procedure is not necessary, the following calibration steps are provided below for your reference in case you want to implement the calibration yourself:

- 1. To adjust those four jumpers JP6~JP9 to 0~20 mA.
- 2. Setting the output range as  $0 \sim 5$  V for channel 0.
- 3. Adjust **UNIPOLAR** offset calibration. First, output 0x0000 to channel 0. Then writing the *value* from 0x00 to 0xFF sequentially to *Calibration Command and Data register* (BASE+26H), and to see whether the output voltage is less then 1 LSB. If so, to go to next step. Otherwise, you must change the *value* and repeat all the procedure in this step again until the output voltage is less then 1 LSB.
- 4. Adjust GAIN 5V calibration. First, output 0x0FFF to channel 0. Then writing the *value* from 0x00 to 0xFF sequentially to *Calibration Command and Data register* (BASE+26H), and to see whether the output voltage is less then 1 LSB. If so, to go to next step. Otherwise, you must change the *value* and repeat all the procedure in this step again until the output voltage is less then 1 LSB.
- 5. Setting the output range as  $\pm 10$  V for channel 0.
- 6. Adjust **BIPOLAR** offset calibration. First, output 0x0800 to channel 0. Then writing the *value* from 0x00 to 0xFF sequentially to *Calibration Command and Data register* (BASE+26H), and to see whether the output voltage is less then 1 LSB. If so, to go to next step. Otherwise, you must change the *value* and repeat all the procedure in this step again until the output voltage is less then 1 LSB.
- 7. Adjust **GAIN 10V** calibration. First, output 0x0FFF to channel 0. Then writing the *value* from 0x00 to 0xFF sequentially to *Calibration Command and Data register* (BASE+26H), and to see whether the output voltage is less then 1 LSB. If so, to go to next step. Otherwise, you must change the *value* and repeat all the procedure in this step again until the output voltage is less then 1 LSB.
- 8. To change to another channel and repeat steps 2 to 7 to calibrate all four channels.

A/D	code	Mapping Voltage		
Hex.	Dec.	Bipolar	Unipolar	
0000h	0	-FS	0	
07FFh	2047	-1 LSB	0.5 FS - 1 LSB	
0800h	2048	0	0.5 FS	
0FFFh	4095	+FS - 1 LSB	FS - 1 LSB	

 Table D-1 D/A binary code table

#### Note:

↑ 1 LSB = FS / 4095 for Unipolar (For example: 1LSB = 10/4095, while the range is 0 V to 10 V) 1 LSB = +FS / 4095 for Bipolar (For example: 1LSB = 10/4095, while the range is -5 V to +5 V)

## **D.3 Calibration Utility**

The calibration utility, AutoCali, provides four functions - auto D/A calibration and manual D/A calibration. The program helps the user to easily finish the calibration procedures automatically, however, the user can calibrate the PCI-1721 manually. The following steps will guide you through the PCI-1721 software calibration.

Step 1: Access the calibration utility program *AutoCali.exe* from the default location:

C:\Program Files\Advantech\ADSAPI\Utility\AutoCalibration

#### Note:

▲ If you installed the program to another directory, you can find this program in the corresponding subfolders in your destination directory. Step 2: Select PCI-1721 in the ADSDAQ dialog box.

ADSDAQ Devices	×
E-ADSDAQ	Select
- 000: {PCI-1721 //0=6600H}	Cancel

Figure D-2: Selecting the device you want to calibrate

Step 3: After you start to calibrate the PCI-1721, please don't forget to adjust VR1.



Figure D-3: Warning message before start calibration

#### **D/A channel Auto-Calibration**

Step 4: There are four D/A channels in PCI-1721, select the output range for each channel and then press the *Start* button to calibrate D/A channels (Fig. D-4).

Advantech Auto-Calibration Program Auto D/A Calibration Annual D/A Calibration About	
D/A Calibration Instructions 1. Before you start the calibration procedure, setting the 2. Press [Start] button to calibrate the D/A channels. * User need to calibrate this card manually for courset of	UP6, JP7, JP8 and JP9 to <0~20>.
Channel 0 Renge 0 > 5 V Z Calibration Procedure	Channel 1 Range 0→ 5V 💌 Calibration Procedure
1. D/A Range 0 ~ 5V calibration 2. D/A Range 0 ~ 10V calibrati 3. D/A Range +/- 5V calibration 4. D/A Range +/- 10V calibration	1. D/A Range 0 ~ SV calibration     2. D/A Range 0 ~ 10V calibratic     3. D/A Range +/- SV calibration     4. D/A Range +/- 10V calibration
Tgpe         Adjust (Offset)         Adjust (Gain)         Status           Range(0*0V)         Range(0*10V)         Range	Type         Adjust (Offset)         Adjust (Gain)         Status           Range(0^-107)         Range(-107)         Range(-107)           Range(-4:5V)         Range(-4:107)         Range(-4:107)
ADVANTECH.	Close

Figure D-4: Range Selection in D/A Calibration

Step 5: Clicking the *Start* button, the utility will test some registers to make sure the PCI-1721 has stable enough to process the calibrate procedure (Fig. D-5)



Figure D-5: Burning test

Step 6: D/A channel 0 calibration is enabled (Fig. D-6)

		· ·					
D/A Calibration Instruction	ons						
<ol> <li>Before you start th</li> </ol>	e calibration pro-	cedure, setting	the JF	P6, JP7, JP8 and JP9 to <0~20>.			
2. Press [Start] buttor	h to calibrate the	D/A channels					
* User need to calib	ate this card ma	nually for <curre< td=""><td>ent ou</td><td>atput&gt;.</td></curre<>	ent ou	atput>.			
Channel O				Channel 1			
Range 0→ 5V	7			Range 0→5V ▼			
Calibration Procedu	re			Calibration Procedure			
1 D/A Bange I	0 ~ 5V calibratio	n		□ 1 D/A Bange 0 ~ 5V calibration			
2 D/A Rangel	0 ~ 10V calibrati			2 D/A Bange 0 ~ 10V calibratic			
2. D/A frange	J TOV cambrau			2. D/A Range J / D( calibration			
Z S. D/A mange	F/- UV Calibration			J. D.M. Plange + - 3V Calibration			
4. D/A Range -	-/- 10V calibratic	m		4. D/A Hange +/- 10V calibration			
Tupe Adjust (Of	fset) Adjust (Gain'	Status	т	Tupe Adjust (Offset) Adjust (Gain) Status			
Range(0*5V) 131	146	PASS	-	Range(0"5V)			
Range(0"10V) 49	82	PASS		Range(0"10V)			
Range(+/-5V) 146				Range(+/-5V)			
Bange(+t-10V)				Range(+/-10V)			

Figure D-6: Calibrating D/A Channel 0

Step 7: D/A channel 1 calibration is enabled (Fig. D-7)

DIA Calbration [M	anual D/A Calibra	ation   About						
D/A Calibration Instru	uctions							
1. Before you star	rt the calibration p	procedure, setting	the JP6, J	P7, JP8 and	JJP9 to <0~2	:0>.		
2. Press [Start] bu	utton to calibrate t	the D/A channels						
* User need to c	alibrate this card r	manually for <curr< td=""><td>ent output</td><td></td><td></td><td></td><td></td></curr<>	ent output					
Channel O			Ch	annel 1				
Range 0 > 5\	/ 💌			ange 🚺	⇒ 5V	7		
Calibration Procedure Calibration Procedure								
1. D/A Ban	ge 0 ∼ 5V calibra	tion		/ 1. D/A	Range 0 ~ 5	V calibration		
2 D/A Ban	ge 0, ∼ 10V calibr	ati		2. D/A Bange 0 ~ 10V calibratic				
3 D/A Ban	ge a / 5V calibrat	tion		3 D/A Bange +/- 51/ calibration				
4 D/A D	ge 17 57 calibra	ion .		4 D/A Panga / 10/ calibration				
4. D/A hani	ge +/- TUV calibra	stion		4. D/A	nange +/- It	JV calibration		
Type Adjust	t (Offset) Adjust (Ga	ain) Status	[ [ ]	ipe (	Adjust (Offset)	Adjust (Gain)	Status	
Range(0"5V) 131	146	PASS	B	ange(0~5V)	101	112	PASS	
Range(0"10V) 49	82	PASS	B	ange(0‴10V)	154			
Range(+/-5V) 146	132	PASS	B	ange(+ł-5V)				
Range(+/-10V) 124	127	PASS	B	ange(+ł-10V)				

Figure D-7: Calibrating D/A Channel 1

	an Limanual c	VA Calibration	I ADDUCT					
0/A Calibration	n Instructions							
1. Before y	ou start the ca	alibration proc	edure, setting	; the JPI	6, JP7, JP8 ani	d JP9 to <0~2	0>.	
2. Press [SI	tart] button to	calibrate the I	)/A channel:	s.				
* User nee	d to calibrate	this card man	ually for < cur	rent out	oub.			· · ·
_hannel U		-			Lhannel I		_	
Range 0-> 5V				Range 0-> 5V				
Calibration	Procedure				Calibration Procedure			
1 D/	∆ Bange 0 ~ !	V calibration			1 D/A Bange 0 ~ 5V calibration			
	A Danas 0 ~ :	10% / a a like a ti			2 D/A Bange 0 ~ 10V calibratic			
	A Danas V P	V calibration			3 D/A Bange +/-5/ calibration			
	n nariye +/- t	ov calibration			A D M D M D M D M D M D M D M D M D M D			
4. D//	A Range +/- 1	UV calibration			🔽 4. D/A	Hange +/- 10	IV calibration	
Туре	Adjust (Offset)	Adjust (Gain)	Status	тШ	Tupe	Adjust (Offset)	Adjust (Gain)	Status
Range(0"5V)	131	146	PASS		Bange(0"5V)	101	112	PASS
Range(0~10V)	49	82	PASS		Range(0"10V)	129	134	PASS
Range(+/-5V)	146	132	PASS		Bange(+I-5V)	154	157	PASS
Range(+/-10V)	124	127	PASS		Range(+I-10V)	125	127	PASS

Step 8: Auto-calibration is finished (Fig. D-8)

Figure D-8: D/A Calibration is finished

#### **D/A channel Manual-Calibration**

- Step 1: Click the *Manual D/A Calibration* tab to show the D/A channel manual calibration panel. Four D/A channels are individually calibrated . Before calibrating, output desired voltage from the D/A channels and measure it through an external precision multi-meter.
- Step 2: For example, choose channel 0; select the Range and select the wished output voltage code or value from the radio buttons (Fig. D-9 and Fig. D-10).

Advantech Auto-Calit	oration Program		
Auto D /A Calibration Man	ual D/A Calibration About		
D/A Calibration Instru 1. Select the range 2. Connect the D/J 3. Adjust the gain a * Be sure to setting	uctions = of the D/A channels and set up it: A channels to a precision multimetr and offset register to calibrate the D = the <range> as &lt;0 ~ 5 V&gt; for Cu</range>	s output voltage. ar. /A channels. rrent Output.	
Channel 0		Channel 1	
Range	Output Voltage	Range	Output Voltage
Range         0 → 5V           0 → 5V         0 → 10V           External V/c         0 → 10V           0 → × V         +/- 5V           Adjust         +/- 10V	Code 0	Range 0 -> 5 External Volt ( × )	V V Code 0 V Value 0.000000
Grain(+/-X_V	T F	Grain(10V)	( )
Gain (	<u> </u>	Gain	
Offset (		Offset	0 (
Unipolar Offset	T	Unipolar Offset	T P
	TECH.		🗶 Close

Figure D-9: Selecting D/A Range

🔀 Advantech Auto	-Calibration Program		
Auto D/A Calibration	Manual D/A Calibration About		
D/A Calibration 1. Select the 2. Connect to 3. Adjust the * Be sure to	Instructions range of the D/A channels and set up he D/A channels to a precision multi- gain and offset register to calibrate the setting the <range> as &lt;0 ~ 5 V&gt; for C</range>	its output voltage. eter. D/A channels. Current Output.	
Channel 0		Channel 1	
Range	Output Voltage	Range	Output Voltage
Range 0.>	5V 💌 🔺 Code 🗵	Range 0-> 5V	/ 💌 🔺 Code 🛛
	) 1 Value 0.007324	External Volt (X)	1 Value 0.000000
Adjust		Adjust	
Grain(10V		Gain(10V)	4 F
Gain		Gain	
Offsel		Offset	
Unipolar Offse		Unipolar Offset	<u> </u>
	MIECH.		X Close

Figure D-10: Choosing Output Voltage

Step 3: According to the difference between the output voltage from D/A channel and the value in the multi-meter, adjust the *gain* and *offset* registers (Fig. D-11)

🜠 Advantech Auto-Calibrati	ion Program		_ 🗆 ×
Auto D/A Calibration Manual E	7A Calibration About		
D/A Calibration Instructi 1. Select the range of t 2. Connect the D/A ch 3. Adjust the gain and * Be sure to setting the	ons he D/A channels and set up it: annels to a precision multi-metr offset register to calibrate the D <range> as &lt;0 ~ 5 V&gt; for Cur</range>	s output voltage. er. 7A channels. rrent Output.	
Channel 0		Channel 1	
Range	Output Voltage	Range	Output Voltage
Range 0→ 5V 💌	Code 6	Range 0→ 5V	Code 0
External Volt (X)	Value 0.007324	External Volt (X)	Value 0.000000
Adjust		Adjust	
Grain(10V)	₹ Þ	Giain(10V)	<b>Ⅰ</b>
Gain 84		Gain 0	
Offset 87		Offset 0	• •
Unipolar Offset	T	Unipolar Offset	T
	СН		X Close

Figure D-11: Adjusting registers

#### Appendix D

Step 4: Adjust registers until they fall between the output voltage from the D/A channel and the value in the multi-meter.

#### Note:

The "Waveform Editor Utility" also comes with PCI-1721. Access this program from the default location: C:\Program Files\Advantech\ADSAPI\Utility\PCI-1721\WaveformEditor Kindly refer to the "readme" file for detailed information.